Hello, my name is Toryo.
In this issue, I would like to share with you how a newcomer, who now understands circuit design a little bit, is getting into a new area, and as a result, is being swallowed by the "rough sea" that awaits him outside of the device (?). I'll tell you how it goes and introduce some useful information I've learned along the way.
As he gets used to designing circuits with FPGAs, the chieftain gradually begins to understand the meanings of the words being uttered by the senior staff around him.
Listening to their conversations, it seems that these days, data is being exchanged at high speeds in the "gigabit" band, and "signal quality" is becoming more and more important.
But, I was thinking that such a conversation is about the transmission paths outside the device and has nothing to do with the tools I usually use inside FPGAs, such as Quartus® Prime and ModelSim* - FPGA Edition....
I was thinking in my head, "I wonder if this has anything to do with the tools I usually use for FPGA internals, such as Quartus® Prime and ModelSim* - FPGA Edition.
How can I reflect the design information created in Quartus® Prime in my IBIS model?
The chieftain's hands were trembling as he held the phone. He was about to see something happen between the IBIS model, the FPGA, and Quartus® Prime.
What is the IBIS model, anyway?
IBIS stands for I/O Buffer Information Specification, a text file that describes the electrical characteristics of the inputs and outputs of a digital integrated circuit.
This file is necessary for signal integrity analysis using transmission line simulation tools such as Mentor Graphics' HyperLynx®, and allows the simulation results to be viewed as waveforms, taking into account the electrical characteristics of the device.
Altera offers IBIS models for each device on its website.
Click here to open the IBIS model page.
There is a list of IBIS models for each device family, and the following three types of files are available for download.
1.List of Models: List of specifications such as I/O Standard and corresponding model names. 2.
2.RSC Values: Values of resistors, capacitors, etc. in each package
3.IBIS Model: .ibs file
Open the .ibs file in the directory where you downloaded the IBIS model...
Click on the model you want to use by referring to the name in the List of Models, and you can see the electrical characteristics of the model.
You can see the electrical characteristics of the model you want to use.
As you can see, typical IBIS models can be downloaded from Altera's homepage, but what if you want to directly reflect the design information created with Quartus® Prime in IBIS? What should I do if I want to reflect the design information created with Quartus® Prime directly into IBIS?
I was at a loss, when my senior came to me.
He said, "Open your favorite project in Quartus® Prime and enter the pin information in the Pin Planner."
Toryo "Yes."
Then go to Assignments > Settings and click on Board-Level under EDA Tool Settings in the category on the left side, and you will find Board-level signal integrity analysis in the middle, In Format, select "IBIS".
Senior "Click OK to compile. Then, browse to the destination specified in Settings..."
Toryo "Oh! A .ibs file has been generated!"
Senior "Scroll down the opened file..."
Toryo "The pin information is reflected properly!"
Senior "Now I can answer your question."
Toryo"For the generation of user-specific IBIS models, if I use Quartus® Prime, the pin information of FPGA devices and circuits are reflected?"
Yes, only those used in the target project will be generated in the IBIS model file. This means that the file size is reduced because it does not contain models that are not needed, and in addition, it is very easy to use because it is searchable by pin name.
This is the FPGA - IBIS - Quartus® Prime triumvirate...!
The new engineer was able to answer the customer's questions with a new and useful feature.
And there was born the "Triumvirate" of the customer, Toryo, and the senior engineer.
New Engineer's Blush Blog Articles