m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_prj/presspb_led_nios2/simulation/modelsim
Enios2_system_onchip_memory
Z1 w1611640581
Z2 DPx9 altera_mf 20 altera_mf_components 0 22 HVLmIbRl@QhXfWVOmhK<j1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z5 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z8 DPx6 altera 25 altera_europa_support_lib 0 22 ]bo9Fj^HU`@GH>Jam9Z<X0
!i122 0
R0
Z9 8C:/intelFPGA_prj/presspb_led_nios2/nios2_system/simulation/submodules/nios2_system_onchip_memory.vhd
Z10 FC:/intelFPGA_prj/presspb_led_nios2/nios2_system/simulation/submodules/nios2_system_onchip_memory.vhd
l0
L29 1
V4z9Fo9iZ<FgI@oJXbNWnN3
!s100 TBjo;Pde@j[8Q?Thhz[al0
Z11 OV;C;2020.1;71
32
Z12 !s110 1611641402
!i10b 1
Z13 !s108 1611641402.000000
Z14 !s90 -reportprogress|300|C:/intelFPGA_prj/presspb_led_nios2/nios2_system/simulation/submodules/nios2_system_onchip_memory.vhd|-work|onchip_memory|
!s107 C:/intelFPGA_prj/presspb_led_nios2/nios2_system/simulation/submodules/nios2_system_onchip_memory.vhd|
!i113 1
Z15 o-work onchip_memory
Z16 tExplicit 1 CvgOpt 0
Aeuropa
R2
R3
R4
R5
R6
R7
R8
DEx4 work 26 nios2_system_onchip_memory 0 22 4z9Fo9iZ<FgI@oJXbNWnN3
!i122 0
l83
L52 67
VZ>Kj2ZQg^PS[=f_TK]`R21
!s100 m8@cnOQ_XI7BZ8IjR9J5_0
R11
32
R12
!i10b 1
R13
R14
Z17 !s107 C:/intelFPGA_prj/presspb_led_nios2/nios2_system/simulation/submodules/nios2_system_onchip_memory.vhd|
!i113 1
R15
R16
