m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_prj/presspb_led_nios2/simulation/modelsim
valtera_reset_controller
!s110 1611646808
!i10b 1
!s100 AbYPDDXoUZYQzY_kQ2LCk2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IR]E8jBke7=iKHfh]DFSa;1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1611645958
8C:/intelFPGA_prj/presspb_led_nios2/nios2_system/simulation/submodules/altera_reset_controller.v
FC:/intelFPGA_prj/presspb_led_nios2/nios2_system/simulation/submodules/altera_reset_controller.v
!i122 0
L0 42 278
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1611646808.000000
!s107 C:/intelFPGA_prj/presspb_led_nios2/nios2_system/simulation/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|C:/intelFPGA_prj/presspb_led_nios2/nios2_system/simulation/submodules/altera_reset_controller.v|-work|rst_controller|
!i113 1
Z6 o-work rst_controller
Z7 tCvgOpt 0
valtera_reset_synchronizer
!s110 1611646809
!i10b 1
!s100 BQ8==cV75_ke3L4GKGWGO3
R1
I5nA:=P>>gJbYF<@C`g4[J0
R2
R0
R3
8C:/intelFPGA_prj/presspb_led_nios2/nios2_system/simulation/submodules/altera_reset_synchronizer.v
FC:/intelFPGA_prj/presspb_led_nios2/nios2_system/simulation/submodules/altera_reset_synchronizer.v
!i122 1
L0 24 63
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_prj/presspb_led_nios2/nios2_system/simulation/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|C:/intelFPGA_prj/presspb_led_nios2/nios2_system/simulation/submodules/altera_reset_synchronizer.v|-work|rst_controller|
!i113 1
R6
R7
