

Intel [®] SoC FPGA All-in-One Bare Metal Application Sample

Ver.22.1

Intel [®] SoC FPGA All-in-One Bare Metal Application Sample

Contents

Be	Before You Read This Document						
1.	1. Introduction						
2.	2. Benefits of Using This Sample						
3.	Usage environment	6					
	3-1. Development environment	6					
	3-2. Supported target boards	7					
4.	How to use this sample	7					
	4-1. Connecting the Target Board	7					
	4-2. Starting Arm DS and Importing Sample Programs	8					
	4-2-1. Starting Embedded Command Shell (SoC EDS)	9					
	4-2-2. Start Arm DS	10					
	4-3. Import Bare Metal Sample Application	11					
	4-4. Set Compilation	13					
	4-5. Building the Bare Metal Sample Application	13					
	4-5-1. Building the Project	14					
	4-5-2. Bare Metal Sample Application Project File Configuration	15					
	4-6. FPGA Configuration	16					
	4-6-1. How to Download the FPGA Design File to the Target Board	16					
	4-7. Bare Metal Sample Application Debugging	20					
	4-7-1. Performing Debugging	20					
5.	Basic Operation of This Sample	26					
	5-1. Switch Mode	26					
	5-2. Command Mode	26					
6.	Description of the sample's main routine source code	27					
7.	Introduction to useful utility functions						
8.	What is HWLib (Hardware Library)?	32					
	8-1. HWLib Components	32					
	8-2. HWLib configuration (features with API)	33					
	8-3. HWLib documentation	33					

Intel [®] SoC FPGA All-in-One Bare Metal Application Sample

9.	HWLib Examples	34
	9-1. sample_cache_manage.c (cache management sample program)	36
	9-2. sample_clock_manager.c (clock manager sample program)	37
	9-3. sample_dma_mem.c (DMA transfer sample program)	38
	9-4. sample_dmac.c (sample program using HPS DMA (DMA -330))	39
	9-5. sample_ecc.c (ECC administration sample program)	40
	9-6. sample_globaltmr.c (global timer sample program)	41
	9-7. sample_gpio.c (GPIO sample program)	42
	9-8. sample_gptmr.c (sample general-purpose timer program)	43
	9-9. sample_interruptctrlSGI.c (sample interrupt controller (mainly SGI) program)	44
	9-10. sample_time_measurement.c (sample time measurement implementation program)	46
	9-11. sample_watchdog.c (watchdog timer sample program)	47
10.	Supplement	48
	10-1. How to add user commands to be executed in Command mode	48
	10-2. Directory/file structure of this sample	50
	10-2-1. ALT-HWLib-All-In-One_v22.1_ro.o directory (TOP directory of the project)	50
	10-2-2. examples directory	51
	10-2-3. linkerscripts directory	52
	10-2-4. registers/soc_a10 directory	52
	10-2-5. registers/soc_cv_av directory	52
	10-2-6. target_board/a10socdk directory	52
	10-2-7. target_board/atlas directory	53
	10-2-8. target_board/c5socdk directory	53
	10-2-9. target_board/de10nano directory	53
	10-2-10. target_board/sodia directory	54
	10-2-11. util directory	54
Rev	vision History	55

Before You Read This Manual

The contents of this manual are current as of March 2023.

Some of the software, hardware, and operating procedures described in this manual are common even if they are not specified versions or devices, but some of them may not be common.

Symbols in documents						
① Note	Provides supplementary information.					
Point	Provides important points.					
Reference	rence Provides reference materials and sites for better understanding.					
▲ Note This document contains information that is not discussed in detail, but that is necessary.						
	Notes and what not to do are described.					

Notations in sentences

<u>Underline</u>	Click to jump to another chapter in the manual or to an external site.				
Bold italics Indicates characters displayed in menus, windows, etc. when operating on the screen.					
Indicates the command string to be entered.					
Shaded Indicates the tool to be used.					

1. Introduction

This sample can be used as a starting point for building bare metal applications for Intel ® SoC FPGAs.

Because the hardware libraries (HWLib) and other code required for bare metal development are pre-placed and built into the project, users can simply include the required header files and use the APIs without editing the Makefile.

Also, unused APIs are excluded at the time of linking and do not affect the code size.

This document describes the following:

- Applicability Requirements (Supported versions, supported boards)
- Benefits of using this sample
- Sample Directory/File Structure
- Compilation Settings
- Sample Basic Behavior
- How to add commands
- Description of the main routine source code for this sample
- Introduction to useful utility functions
- What is HWLib (Hardware Library)?
- HWLib Examples

2. Advantages of Using this Sample

In a typical bare metal sample application, only the HWLib for the interface is used. To use other HWLibs, the Makefile must be modified to specify additional HWLib sources.

Since it is provided in the Makefile project, any source files added by the user must also be added to the Makefile, which takes time to understand if you are not familiar with the Intel SoC FPGA software development flow.

In this sample, all the sources provided as HWLib are registered and all the APIs can be used by including the HWLib header files you want to use.

Also, all the source files added to the TOP directory of the project are included for compilation, so you can start various evaluations basically without modifying the Makefile.

3. Usage environment

3-1. Development environment

The following table shows the main development environments used in this manual.

Section No.	Item	Description		
1	Host PC	64 bit machine with Microsoft® Windows® 10 (64 bit) This document has been tested using Windows® 10.		
2	Intel [®] Quartus [®] Prime Standard Edition Development Software (Since Quartus Prime)	A tool for developing SoC FPGA hardware. This document uses Quartus Prime Standard Edition Development Software version 22.1. Quartus Prime Standard Edition version 22.1 Note: Device data for the SoC FPGA installed on the target board must be installed. For information on installing Quartus Prime, refer to the following site: Quartus* Prime & ModelSim* Installation Instructions Note: In this document, only the Quartus Prime Programmer is used to download hardware designs "4-6, FPGA Configuration" to the FPGA.		
3	Arm® Development Studio Intel® SoC FPGA Edition (Arm DS)/Intel ® SoC FPGA Embedded Development Suite Standard Edition (SoC EDS)	Tools for developing SoC FPGA software. Arm DS replaces Arm® Development Studio 5 Intel® SoC FPGA Edition (hereinafter DS-5) and provides similar functionality. You can use Arm DS to compile and debug application software. Point: The final version of SoC EDS was version 20.1. Since then, the software has been unpackaged and the required files, such as the HWLib and gcc compilers, are available separately from the Web. You can use this version of the sample project without installing SoC EDS. Mote: If you do not want to install SoC EDS, set up the Linaro gcc compiler 7.2.0 using the instructions on the following page. <u>Hardware Library (HWLibs) Documentation RocketBoards.org</u> This document uses SoC EDS Standard Edition version 20.1. <u>Soc EDS Standard Edition version 20.1</u> <u>Soc EDS Embedded Development Suite (Soc EDS)</u> <u>Mote:</u> To debug bare-metal applications using the Intel * FPGA Download Cable II (USB-Blaster TM II and later), Arm DS/DS-5 Intel" Soc FPGA Edition (Paid) is required.		
4	Terminal Emulation Software	Serial terminal software is required to use this sample. This document uses freeware software called "Tera Term." ■ Tera Term Download URL ▲ Note: In Tera Term, make the following settings for the valid COM port when connected to the target board's UART. •Baud rate 115200 bps, 8 bit data, no parity, 1 stop bit, no flow control		

3-2. Supported target boards

In this sample, the following target boards can be specified in TARGET_BOARD in the config.mk file.

Table 3 Supported Target Boards for This Sample

(i) Note:

This version of the sample project does not contain data for Helio boards.

If you want to use it with Helio, use the previous version of the sample project.

Section No	Target Board				
1	yclone® V SoC Development Kit				
2	ntel [®] Arria [®] 10 SoC Development Kit				
3	Helio-Cyclone [®] V SoC Kit (no longer available)				
4	Sodia-Cyclone [®] V ST SoC Evaluation Board				
5 DEO-Nano-SoC Kit/Atlas-SoC Kit (no longer available)					
6	DE10-Nano Kit				

4. How to use the sample

4-1. Connecting the target board

The following is an overview of the target board connections.



Figure 4 Connecting the target board

Connect the AC adapter and cables as follows:

- Connect the power (AC adapter) to the DC input connector on the target board.
- Use a USB cable to connect the host PC to the on-board USB-BlasterTM II connector on the target board.
- Use a USB cable to connect the host PC to the USB-UART connector on the target board.

∧ Note:

When using a Sodia board, a separate USB-Blaster[™] II cable is required to configure the FPGA (Writing a .sof File) and debug/run bare metal applications.

https://www.mouser.jp/ProductDetail/Intel-Altera/PL-USB2-

4-2. Start Arm DS and import sample programs

Start Arm DS and import sample ALT-HWLib-All-In-One_v22.1_ro.o.tgz.

To automatically configure the SoC EDS, start Arm DS from the following embedded command shell:

A Note:

If you do not want to install SoC EDS, add the PATH of the compiler tool chain to the environment variable. If you do not want to change the PATH information in the Windows environment variable, you can write it in the .ini file for Arm DS (The .ini setting is not described in the Arm DS manual, so use it at your own risk.).

Additional PATH information: "C:¥msys64 ¥home¥ ¥intel-socfpga-hwlib¥tools¥gcc¥bin"

The following is an example of adding the PATH information of the compiler tool chain to the .ini file for Arm DS (C: \Users\AppData\Roaming\ample arm\delta\state 2022.2\tensin).

Here is an example of adding PATH information for the compiler toolchain (in **bold blue**):

SET=ARM_PRODUCT_DEF=C:¥Program Files¥Arm¥Development Studio 2022.2¥sw¥mappings¥intel_fpga.elmap SET=PATH=%PATH%; C:¥msys64¥usr¥bin; C:¥msys64¥home ¥username ¥intel-sofpga-hwlib ¥tools¥gcc¥bin; C:¥Program Files¥Arm¥Development Studio 2022.2¥sw¥ARMCompiler6.19¥bin;

Listing 4: Example of .ini

4-2-1. Launch Embedded Command Shell (SoC EDS)

Run the startup script stored in the Windows Start menu or the SoC EDS installation folder (embedded folder) to start the Embedded Command Shell.





Figure 1 Launch Embedded Command Shell

MACNICA

4-2-2. Starting Arm DS

1. If you are using SoC EDS, when the Embedded Command Shell window opens, enter the following commands (1) - (3) to start Arm DS.

\$ /cygdrive/c/Program ¥Files/Arm/Development ¥Studio ¥2022.2/bin/cmdsuite.exe
 *The 2022.2 part varies depending on the version of Arm DS.

- 2 \$ bash
- 3 \$ armds_ide &

· ~	- D X	
Intel FPGA Embedded Command She		
Version 20.1 [Build 711] Standa	rd	
11948@HD11948C ~ \$ /cvgdrive/c/Program¥ Files/Ar Environment contigured for Arm I Please consult the documentatio WARNING: No compiler toolchain + You can change the compiler too running the 'select_toolchain + can be set with the 'select_de	m/Development¥ Studio¥ 2020.1/bin/cmdsuite.exe Development Studio (build 202010917) n for available commands and more details specified for environment lchain for this environment at any time by command. A default for all future environments fault_toolchain' command.	
C:¥Users¥11948>bash 11948@HD11948C ~ \$ armds ide & [1] 1812	\$ /cygdrive/c/Program ¥Files/Arm/Development ¥Studio ¥2022.2/bin \$ bash \$ armds_ide &	/cmdsuite.exe
11040000110400 ~		

Figure 2: Starting Arm DS

If you are not using SoC EDS, start Arm DS IDE 2022.2 from the Windows Start menu.
 X The 2022.2 part varies depending on the version of Arm DS.

Note: To start with this step, you must have previously set the compiler toolchain PATH information. (Review the note on the previous page again).

3. You will be prompted for a workspace folder. Select or create a unique workspace for your software project.

🚼 Arm Development Studio IDE Launcher	×
Select a directory as workspace	
Arm Development Studio IDE uses the workspace directory to store its preferences an	d development artifacts.
Workspace: ⁰	✓ Browse
Recent Workspaces	
Copy Settings	
?	Launch Cancel





If the Arm DS Welcome screen appears, click Close (X).

Note that it may take some time to close by pressing the X.

The Welcome screen can be used to access documentation, tutorials, and videos.



4-3. Import Bare Metal Sample Application

Import the Bare Metal Sample Application ALT-HWLib-All-In-One_v22.1_ro.o into Arm DS.

- 1. From the DS menu, select File > Import....
- 2. Select General > Existing Projects into Workspace and click Next >.





- 3. Select the "Select archive file:" option. Use the "Browse ..." button to locate the following sample projects: ALT-HWLib-All-In-One_v22.1_ro.o.tgz Select and press the "Finish" button.
- 4. The imported bare metal sample application project **ALT-HWLib-All-In-One_v22.1_ro**.o has been added to the **Project Explorer** panel on the left side of the Arm DS screen. Expand ALT-HWLib-All-In-One_v22.1_ro.o to see the various files contained in the project.

🐯 Import —		😫 workspace - Arm Development Studio IDE
Import Projects		File Edit Navigate Search Project Run Window
Select a directory to search for existing Eclipse projects.		i 🔂 🚵 i 🦑 💘 i 🔚 🕼 i 🔗 🕶 📴 🔳 👘 i 🏷 🗇
○ Select root directory:	B <u>r</u> owse	🍋 Project Explorer 🛛 🕂 🗖 🗖
Select archive file: C:¥work¥Contents¥all_in_one¥workspace¥ALT-F ~	B <u>r</u> owse	□ \$ 7 % d =
Projects:		✓ 🚰 ALT-HWLib-All-In-One_v20.1_r3.3 ▲
ALT-HWLib-All-In-One_v20.1_r3.3 (ALT-HWLib-All-In-One_v20.1_r3.3/	Select All	> 🔊 Includes
	Decelect All	> 🗁 doc
	Deselect All	> 🔁 examples
	R <u>e</u> fresh	> 🔁 linkerscripts
		> 🔁 registers
		> 🔁 target_board
< >>		> 🔁 tools
Options		> 🦕 util
✓ Searc <u>h</u> for nested projects		> i sample_app_setting.c
⊆opy projects into workspace		> h sample_app_setting.h
Hide projects that already exist in the workspace		> c sample_app.c
		onfig.mk
Working sets		debug-hosted_a10.ds
Add projec <u>t</u> to working sets	Ne <u>w</u>	debug-hosted.ds
Working sets:	S <u>e</u> lect	🦉 devicetree.dtb
		GNU-Debug-A10-All-In-One-Sample.launch
		GNU-Debug-A10-Attach.launch
		GNU-Debug-CV-All-In-One-Sample.launch
		GNU-Debug-CV-Attach.launch
r) < <u>B</u> ack <u>N</u> ext > <u>F</u> inish	Cancel	Makefile 🗸

Figure 6 Adding the Sample Application

4-4. Compilation Settings

In this sample, you can specify the compiler to use, the target board, and whether to use semi-hosting in the config.mk file.

The default settings are ARM compiler, UART output (non-semi-hosting), generate system header files, and atlas board.

Also, when using DMA-related samples (sample_dma_mem.c/sample_dmac.c), build with USED_DMA set to 1. If not, build with USED_DMA set to 0.



[Listing 1] Compilation settings in the config.mk file4

4-5. Building the Bare Metal Sample Application

The next step is to build and run the imported Bare Metal Sample Application project.

4-5-1. Building the Project

Highlight the bare metal sample application project ALT-HWLib-All-In-One_v22.1_r0.0 and right-click to run Build Project.

When the build completes, a bare metal application .axf file is generated.

📅 workspace - Arm Develop	ment	Studio	IDE					
File Edit Navigate Searc	h Pr	oject	Run	Windo	w	Help		
📬 🔤 🦑 🦎 🔚 🔞	<i>i</i> -	R	I 1	!*>	¢	• 🗘 •		
🎦 Project Explorer 🛛 🕂				- 6	3			
 ALT-HWLib-All-In-One Includes doc examples registers registers target_board tools tools toil sample_app_setting. sample_app.c config.mk debug-hosted_a10.c debug-hosted.ds GNU-Debug-A10-AI 	 □ v20. 1 1<td>Copy Paste Delete Move Renar Impor Expor</td><td>to in New In in Loca e me t</td><td>V Winda</td><td>e Rig</td><td>ht-click w</td><td>Alt</td><td>se</td>	Copy Paste Delete Move Renar Impor Expor	to in New In in Loca e me t	V Winda	e Rig	ht-click w	Alt	se
GNU-Debug-A10-A1 GNU-Debug-CV-All GNU-Debug-CV-Att	ي چ	Build Clean Refree	Project Project	t				J

Figure 7 Building the Project

φ.

After Build

4-5-2. Bare Metal Sample Application Project File Configuration

The following figure shows the file configuration of the sample application.

Before Build

😫 workspace - Arm Development Studio IDE	🔡 workspace - Arm Development Studio IDE
File Edit Navigate Search Project Run Window	File Edit Navigate Search Project Run Window
🔁 🔤 😽 💘 🔚 🕼 🔗 🖬 🗊 🔳 🗉 🗠 🗢	→ → → ★ ★ → □ □ □ + → ←
🎦 Project Explorer 🕱 🕂 📃 🗆	🎦 Project Explorer 🔀 🕂 📃 🗖
	🖻 🐄 🍸 🔦 🥖 🚍
🗠 🗣 μ 🗣 🤜 🗕	V 쯝 ALT-HWLib-All-In-One v20.1 r3.3
∑ Act Hitch An in One_vzer_io.s	> 🔊 Includes
> 🔁 doc	> 🗁 doc
> > examples	> 🔁 examples
> 🔁 linkerscripts	> 🔁 linkerscripts
> 🔁 registers	> 🔁 registers
> 🔁 target_board	> 🗁 target_board
> 🗁 tools	> 👝 tools
> 🗁 util	> 👝 util
> 🖻 sample_app_setting.c	> hps_system.h
> h sample_app_setting.h	> sample_app_setting.c
> 💼 sample_app.c	> h sample_app_setting.h
onfig.mk	> c sample_app.c
📄 debug-hosted_a10.ds	onfig.mk
debug-hosted.ds	debug-hosted_a10.ds
🗧 devicetree.dtb	ebug-hosted.ds
GNU-Debug-A10-All-In-One-Sample.launch	evicetree.dtb
GNU-Debug-A10-Attach.launch	GNU-Debug-A10-All-In-One-Sample.launch
GNU-Debug-CV-All-In-One-Sample.launch	GNU-Debug-A10-Attach.launch
GNU-Debug-CV-Attach.launch	GNU-Debug-CV-All-In-One-Sample.launch
💩 Makefile	
sample_app_doxygen.config	sample app dovugen config
	sample app_doxygen.comg
	sample_app_setting.o
	sample app.axf
	sample app.axf.obidump
	sample app.bin
	sample_app.map
	ample_app.o
	🕠 u-boot-spl.axf
	🖺 u-boot-spl.dtb

Figure 8 Sample Application File Configuration

- sample_app.axf is the sample application executable. ۲
- u-boot-spl.axf is the Preloader executable. •

4-6. FPGA Configuration

Next, configure the FPGA by programming a hardware design file with the extension .sof to the SoC FPGA.

4-6-1. How to Download the FPGA Design File to the Target Board

Download the hardware design (sof file) to the FPGA.

Refer to "4-1Connecting the target board" section to confirm that the board connection is complete. If there are no problems with the setup, connect the AC adapter to the board and turn on the power.

- 1. From the Quartus Prime menu, click "Tools" \Rightarrow "Programmer" or click the Programmer icon 🌺 to start Programmer.
- 2. Click the [Hardware Setup] button in Programmer, select the programming hardware from the Currently selected hardware pull-down list in the Hardware Setup window, and close the window.
 - (i) Note:

Since the *Atlas-SoC* board is used as an example in this manual, *DE-SoC* is selected as the programming hardware as shown below. *Select the programming hardware shown in the table below according to your target board.*

No.	Target Board	Programming Hardware
1	Cyclone® V SoC Development Kit	USB-BlasterII [USB-x]
2	Intel [®] Arria [®] 10 SoC Development Kit	USB-BlasterII [USB-x]
3	Sodia-Cyclone [®] V ST SoC Evaluation Board	USB-BlasterII [USB-x]
4	DE0-Nano-SoC Board/Atlas-SoC Board	DE-SoC [USB-x]
5	DE10-Nano Board	DE-SoC [USB-x]

[Table 4] Programming hardware corresponding to the target board

Programmer - [C File Edit View	hain1.c	d f] ing Tools Window Help			Search altera com
Hardware Setup.	DE-	SoC [USB-1] M	ode: JTAG	•	Progress:
Start Stop		Hardware Setup Hardware Settings JTAG s Select a programming hardware hardware setup applies only t	Settings are setup to use when o the current program	ı programming dev ımer window.	ices. This programming
Add File	•	Currently selected hardware: Available hardware items	DE-SoC [USB-1]		;
Change File Save File Add Device		Hardware DE-SoC	Server Local	Port USB-1	Add Hardware
1 th Up					Close

[Figure 9] Hardware Setup

- 3. Click the [Auto Detect] button to detect the FPGA connected to the JTAG chain on the board.
- 4. Select the device installed on the target board from the Select Device window and click.
 - ① Note:

In this manual, the <u>Atlas-Soc</u> board is used as an example, so <u>5CSEMA4</u> is selected as the device as shown below. Select the device shown in the table below according to your target board.

[Table 4] Devices corresponding to the target board

Section No.	Target board	Device
1	Cyclone® V SoC Development Kit	5CSXFC6
2	Intel [®] Arria [®] 10 SoC Development Kit	10AS066N3
3	Sodia-Cyclone [®] V ST SoC Evaluation Board	5CSTFD6
4	DE0-Nano-SoC Board/Atlas-SoC Board	5CSEMA4
5	DE10-Nano Board	5CSEBA6

👋 Programmer - [Ch	ain1.cdf]		
File Edit View P	rocessing Tools Window	Help	
🛔 Hardware Setup	DE-SoC [USB-1]	Mode: JTAG	•
Enable real-time IS	P to allow background program	ning when available	
	Select Device		—
[™] Start	Found devices with shared J	AG ID for device 2. Please s	elect your device.
Stop	SCSEBA4		
Auto Detect	SCSEMA4		
X Delete	SCSXFC4C6		
Add File			
Change File			
Save File			
Add Device			
1 Up			
Ju Down			ок

Figure 410 Device Selection (Atlas-SoC Board Example)

_____5. If the following dialog box appears, select Yes.



Figure 411 Dialog Box

This displays SOCVHPS and 5CSMA4 on the JTAG chain. SOCVHPS indicates that the HPS side has been recognized, and 5CSMA4 indicates that the FPGA side has been recognized.

6. Select the file you want to download.

5 Right-click on CSEMA4 in the **Device** field and click **Change File**.

In the Select New Programming File dialog box, select the .sof file corresponding to the target board.

(i) Note:

The .sof file corresponding to each target board is located under the <u>target_board</u> directory of this sample project. <u>Select the .sof file according to the target board you are using.</u>

Table 4 .sof file corresponding to the target board

Section No.	Target board	.sof file
1	Cyclone® V SoC Development Kit	c5socdk¥ soc_system.sof
2	Intel [®] Arria [®] 10 SoC Development Kit	a10socdk¥ghrd_10as066n2.sof
3	Sodia-Cyclone [®] V ST SoC Evaluation Board	sodia¥ soc_system.sof
4	DE0-Nano-SoC board/Atlas-SoC board	atlas¥soc_system.sof
5	DE10-Nano board	de10nano¥ soc_system.sof



Figure 412 Selecting the sof file (Atlas-SoC board example)

_7. Check "Program/Configure" and click the [Start] button to complete the configuration. This operation causes the operational image to be written to the FPGA.







Figure 413: Download sof (Atlas-SoC board example)

4-7. Debugging the Bare Metal Sample Application

The next step is to debug the Bare Metal sample application that you built.

Before debugging, refer to section <u>4-1</u> <u>Connecting the target board</u> and make sure that the cabling between the host PC and the target board and the power on the target board are complete.

Also, start the serial terminal (Tera Term is used in this document) and make the following settings for the valid COM port that is connected to the UART on the target board to enable terminal I/O.

- Baud rate 115200 bps
- 8 bit data
- No parity
- 1 stop bit
- No flow control

4-7-1. Run debugging

1. Highlight the bare metal sample application project ALT-HWLib-All-In-One_v22.1_ro.o, right click and select Debug As > Debug Configurations....

🔡 workspace - Arm Development Studi	o IDE	
File Edit Navigate Search Project	Run Window Help	
📑 🔤 🛷 🦎 💷 🕼 🛷 🕶 🖻	🔲 π 👯 🗘 ד 🗘 ד	
陷 Project Explorer 🛛 🕂		
	Right mouse click	1
 > doc > examples > linkerscripts > registers target_board tools tools will hs sample_app_setting.c hs sample_app_setting.h c sample_app.c config.mk debug-hosted_a10.ds debug-hosted.ds devicetree.dtb ONU-Debug-A10-All-In-One-S ONU-Debug-A10-All-In-One-S ONU-Debug-A10-All-In-One-S ONU-Debug-A10-All-In-One-S ONU-Debug-A10-All-In-One-S ONU-Debug-A10-All-In-One-S ONU-Debug-A10-All-In-One-S	Go Into Open in New Window Show In Alt+Shift+W > Show in Local Terminal > Delete Alt+Shift+W > Move Rename Import Export Build Project Local Terminal	Source files v
 GNU-Debug-A10-Attach.launc GNU-Debug-CV-All-In-One-Se GNU-Debug-CV-Attach.launch Makefile sample_app_doxygen.config sample_app_setting.o sample_app_setting.o sample_app.axf sample_app.axf sample_app.bin sample_app.map sample_app.o u-boot-spl.axf u-boot-spl.axf 	Clean Project Refresh F5 Close Project Close Unrelated Project Build Targets > Index > Build Configurations > Show in Remote Systems view Run As > X Debug As	 1 Local C/C++ Application
🛓 u-boot-spi.dtb	Profile As >	Dobug Configurations
ສະຫະສະຫະສະຫະ	Restore from Local History	

Figure 414 Debug As > Debug Configurations...

2. From the left panel of the Debug Configuration window, click

Generic ARM C/C++ Application > GNU-Debug-<device>-All-In-One-Sample (If not, click the (+) next to Generic ARM C/C++ Application).

(i) Note:

In this manual, the <u>Atlas-SoC</u> board is used as an example. The debug configuration is set to "<u>General ARM C/C++ Application</u>" \Rightarrow "<u>GNU-Debug-CV-All-In-One-Sample</u>" as shown below.

The debug configuration is set to "<u>Intel Soc FPGA</u>" \Rightarrow "<u>Cyclone V Soc (Dual Core)</u>" \Rightarrow "<u>Bare Metal Debug</u>" \Rightarrow "<u>Debug Cortex-A9_0</u>" using a USB-BlasterTM II as the target connection.

Select the debug configuration shown in the table below according to your target board.

[Table 2] Debug configuration according to the target board

No.	Target board	Debug configuration
1	Intel [®] Arria [®] 10 SoC Development Kit	GNU-Debug-A10-All-In-One-Sample
2	Cyclone® V SoC Development Kit	
3	Sodia-Cyclone [®] V ST SoC Evaluation Board	CNU Dobug CV All To One Sample
4	DE0-Nano-SoC Board/Atlas-SoC Board	ano-neon8-ca-utt-tu-oue-zembte
5	DE10-Nano Board	

3. Press the **Browse** ... button on the right side of the connection section to display the selection screen for the USB-BlasterTM connection.

B Debug Configurations	- D X
Create, manage, and run configurations	To a constant of the constant
P P P P P P P P P P P P P P P P P	Name: GNU-Debug-CV-All-In-One-Sample
< > Filter matched 10 of 23 items	Revert Apply
?	Debug Close

Figure 415: Debug Configuration

_4. In the connection browser window, highlight the desired target connection and click Select.

(i) Note:

In this document, the *Atlas-SoC* board is used as an example, so *DE-SoC on localhost* is selected as the target connection as shown below. *Select the target connection from the table below according to your target board.*

[Table 3] Ta	arget connection	corresponding to	the target	board
--------------	------------------	------------------	------------	-------

No.	Target Board	Target Connection
1	Cyclone® V SoC Development Kit	USB-BlasterII on localhost
2	Intel [®] Arria [®] 10 SoC Development Kit	USB-BlasterII on localhost
3	Sodia-Cyclone [®] V ST SoC Evaluation Board	USB-BlasterII on localhost
4	DE0-Nano-SoC board/Atlas-SoC board	DE-SoC on localhost
5	DE10-Nano board	DE-SoC on localhost

● 接続ブラウザ	
接続ブラウザ	
ターゲット接続を選択します	
DE-SoC USB-1	
DE-SoC on localhost [USB-1]	
? 選択	キャンセル

Figure 416 Selecting a Debug Cable

5. Click the Debug button at the bottom right of the **Debug Configurations** window.

Debug Configurations	- 🗆 X
Create, manage, and run configuration	ns The second
 ・ ・ ・	Name: GNU-Debug-CV-All-In-One-Sample
K > Filter matched 10 of 23 items	Revert Apply
?	Debug Close

Figure 417 Running Debugging

6. If prompted to confirm the perspective switch, click Yes to accept it.

🔝 パース	ペクティブスイッチの確認	×
\bigcirc	この 起動 は Development Studio パースペクティブに関連付けられています。	
	このパースペクティブを今すぐ開きますか?	
Rem	ember my decision	
	Yes No	

Figure 418 Checking the Perspective Switch

If you receive a Windows Defender Firewall warning, click Allow Access.

Wind	lows ゼキュリティの重要な警告	х
۲	このアプリの機能のいくつかが Windows Defender ファイアウォールでプロックされ ています	
すべての	(ブリック ネットワークとプライベート ネットワークで、Windows Defender ファイアウォールにより の時時のリンペンかがブロックネカブリます	
	名前(N):	
	発行元(2):	
	パス(<u>H</u>):	
このアプリ 住があり;	は、インターネットから直接債報を受信しようとしています。ファイアウォールをパイパスしようとしている可能 ます。	
1	にこれらのネットワーク上での通信を許可する:	
07	(ライベート ネットワーク (ホーム ネットワークや社内ネットワークなど)(<u>B</u>)	
	(ブリックネットワーク (空迷、現来店など) (歩推奨)(U) このようなネットワークは多くの場合、セキュリティが低いかセキュリティが設定されていません)	
<u> アプリにつ</u>	7イアウォールの経由を許可することの危険性の詳細	
	♥アクセスを許可する(A) キャンセル	

Figure 19 Security Warning

(i) Note:

If you receive an error during download, check the following:

- (1) Make sure the network interface (e.g. USB-Ethernet Interface Adapter) to which the Arm DS license is associated is enabled.
- (2) Make sure that the evaluation board is powered off and the PC is rebooted. If the evaluation board is powered off, remember to download the FPGA data again.

The debugger follows the instructions in the startup script to enable the semi-hosting feature and then downloads the application to the board via JTAG. When the program counter reaches the main function, it is broken and ready to start debugging. At this stage, you can use all the debugging features of Arm DS (View and edit registers and variables, reference disassembly code, etc.).

7. Gree

Green Continue |>> button (or press F8) to run the application.

This will display the execution of the Bare Metal Sample application to a valid COM port on the Terminal (Tera Term) connected to the UART on the target board.



Figure 420 Running/Debugging the Application

8. If the DIP switch of the target board is set to "Command mode" (described later), the command menu will be displayed in the terminal (Tera

Term) as shown below, and the command will be waiting for input.

U-BOOT SPL 2022. U	4 (MAT 16 2023 - 17.48.50 +0900)		
EOSC1	25000 KHZ		
E0501	25000 kHz		
F2S_DER_REF			
	50000 kHz		
	5125 KHZ 100000 LH7		
SPI	200000 KHZ		
SUNAMI: TO24 MITD			
User Application :	Start		
==== PII Lock Sta	tus Information =====		
* Main PLL Lock	: 1		
* Peripheral PL	Lock : 1		
* SDRAM PIL Lock	: 1		
Clock Manager Int	errupt Status=0x000001C7		
==== Input Clock	requency Value =====		
ALT_CLK_IN_PIN_OS	C1 (0): Frequency= 25000000 (Hz)		
ALT_CLK_IN_PIN_OS	C2(1): Frequency= 25000000 (Hz)		
~ Sk	p~		
	•		
==== Start While() loop process!!! =================================		
+	nd and Switch Functions >>+		
SLIDESW #0 S	Select Operation Mode (ON:Switch/OFF:Command)		
< Switch Mode >			
PUSH SW #0 E	xit Test loop!!!		
PUSH SW #1 F	unction-A		
PUSH SW #2 F	unction-B		
PUSH SW #3 F	unction-C		
SLIDESW #1:3 0	Option 0~7		
< Command Mode $>$			
menu :	Print of menu		
mr :	mr <type:8 16="" 32=""> <addr (hex)=""></addr></type:8>		
mw :	mw <type:<math>8/16/32 <addr (hex)=""> <data (hex)=""></data></addr></type:<math>		
md :	md $\langle type: 8/16/32 \rangle \langle addr (HEX) \rangle \langle size (HEX) \rangle$		
mf :	mf <type (0:="" 1:="" fixed="" inc=""> <data (hex)=""> <addr (hex)=""> <size (hex)=""></size></addr></data></type>		
exit :	Exit		
* Note: HEX Valu	e does not need 0x		
+			
Enter Command Mode	e! <press continue="" enter="" key="" to=""></press>	Enter the Enter key here	
Command:	Enter the command here		



- 9. To finish debugging, click the **Disconnect from Target** button to disconnect from the CPU, and then click the Remove All Connections button to remove the target.
 - Menu bar shortcut button I I to switch back to the original C/C++ perspective.

10.

5. Basic Behavior of This Sample

Depending on the bit 0 state of the DIP switch on the target board, it is possible to switch the operation to one of the following two modes for verification:

- ① ON: Switch mode (check DIP switch/PUSH switch operation)
- ② OFF: **Command mode** (execution of various tests by command input)
- 5-1. Switch mode

Confirms the settings of the DIP switch and PUSH switch, and outputs the setting status to a message.

5-2. Command mode

Commands registered in COMMANDS_LIST commands[] can be executed. The following commands are registered by default.

User-created processes can also be registered as commands and executed.

Command	Command Line	Execution function
Menu display command	menu	cmd_menu()
Memory read command	mr <type:8 16="" 32=""> <addr (hex)=""></addr></type:8>	<pre>cmd_mem_read()</pre>
Memory write command	mw <type:8 16="" 32=""> <addr (hex)=""> <data (hex)=""></data></addr></type:8>	<pre>cmd_mem_write()</pre>
Memory dump command	md < type: 8/16/32 > (HEX) > size(HEX) >	<pre>cmd_mem_dump()</pre>
Memory fill command	<pre>mf <type(0:inc 1:fixed=""> <data(hex)> <addr(hex)> <size(hex)></size(hex)></addr(hex)></data(hex)></type(0:inc></pre>	<pre>cmd_mem_fill()</pre>
Exit command	exit	<pre>cmd_exit()</pre>

==== Start V	While(1) loop process!!!		
+-<< Usage:	Command and Switch Functions >>	+	
SLIDESW #0	0 Select Operation Mode (ON:Switch/OFF:Command)		
< Switch Mo	ode >		
PUSH SW #0	0 Exit Test loop!!!		
PUSH SW #1	1 Function-A		
PUSH SW #2	2 Function-B		
PUSH SW #3	3 Function-C		
SLIDESW #1	1:3 Option 0~7		
< Command M	lode >		
menu	: Print of menu		
mr	: mr <type:8 16="" 32=""> <addr (hex)=""></addr></type:8>		
mw	: mw <type:8 16="" 32=""> <addr (hex)=""> <data(hex)></data(hex)></addr></type:8>		
md	: md <type:8 16="" 32=""> <addr (hex)=""> <size(hex)></size(hex)></addr></type:8>		
mf	: mf <type(0:inc 1:fixed=""> <data(hex)> <addr(hex)< td=""><td>> <size(hex)></size(hex)></td><td></td></addr(hex)<></data(hex)></type(0:inc>	> <size(hex)></size(hex)>	
exit	: Exit		
* Note: HE	EX Value does not need Ox		
+		t	
Enter Comma	and Mode! <press continue="" enter="" key="" to=""></press>	Now, type Enter	
Command:	Enter the command here		

Figure 5: Command mode menu display by default

6. <u>Description of the main routine source code for this sample</u>

The following is an excerpt of the main routine for this sample (in sample_app.c).

Describes the main routine source code for this sample.

* includes	
/	

#include (stdip h)	
tinclude (string h)	
include "hwith h"	
finctude "socal /socal h"	
tinclude "socal/hns h"	
Hinclude "sample ano setting h"	
finctude "util time measurement h"	
include "util interrupt log h"	
include "and h"	
/**************************************	
* externs	

//extern void sample_dmac_initialize(void);	
sample test print usage()	
void sample_test_print_usage(void)	
Function to show usage or this sample test	
printf("¥n");	
printf("+	
printf(" SLIDESW #0 Select Operation Mode (ON:Switch/OFF:Command)¥n");	
printf("< Switch Mode >¥n");	
printf(" PUSH SW #0 Exit Test loop!!!¥n");	
printf("PUSH SW #1 Function-A¥n");	
printf(" PUSH SW #2 Function-B¥n");	
printf(" PUSH SW #3 Function-C¥n");	
printf(" SLIDESW #1:3 Option 0~7¥n");	
printf("< Command Mode >¥n");	
cmd_menu (NULL) ; Display command menus registered in COMMANDS_LIST commands[]	
printf("++¥n¥n");	
return;	
]	
main()	
int main (void) Main function for this sample	
int. main (void) main (Main function for this sample	
int main (void) main() { //ALT_STATUS_CODE result_code;	
int main (void) (Main function for this sample //ALT_STATUS_CODE result_code: uint32_t switch_raw = 0:	
int main (void) { //ALT_STATUS_CODE result_code: uint32_t switch_raw = 0: uint32_t switch_raw_bk = 0:	
int main(void) { //ALT_STATUS_CODE result_code: uint32_t switch_raw = 0: uint32_t switch_raw_bk = 0: uint32_t switch_detect = 0:	
main(void) main() { Main function for this sample //ALT_STATUS_CODE result_code: uint32_t switch_raw = 0: uint32_t switch_raw_bk = 0: uint32_t switch_detect = 0: uint32_t switch_detect = 0: uint32_t switch_detect = 0:	
<pre>int main(void)</pre>	
<pre>main() Main function for this sample //ALT_STATUS_CODE result_code: uint32_t switch_raw = 0; uint32_t switch_raw_bk = 0; uint32_t switch_detect = 0; uint32_t switch_detect_on = 0; uint32_t switch_number = 0; bool disp_usage = true; </pre>	
<pre>main() Main function for this sample //ALT_STATUS_CODE result_code: uint32_t switch_raw = 0: uint32_t switch_detect = 0: uint32_t switch_detect = 0: uint32_t switch_detect_on = 0: uint32_t switch_number = 0: bool disp_usage = true: bool switch_mode = true;</pre>	
<pre>main() Main function for this sample //ALT_STATUS_CODE result_code: uint32_t switch_raw = 0: uint32_t switch_detect = 0: uint32_t switch_detect = 0: uint32_t switch_detect = 0: uint32_t switch_detect = 0: bool disp_usage = true: bool switch_mode = true: </pre>	
<pre>main() Main function for this sample //ALT_STATUS_CODE result_code: uint32_t switch_raw = 0; uint32_t switch_detect = 0; uint32_t switch_detect = 0; uint32_t switch_detect_on = 0; uint32_t switch_number = 0; bool disp_usage = true; bool switch_mode = true; printf("\fr\u00e4nUser Application Start!\fr\u00e4n");</pre>	
<pre>main() Main function for this sample //ALT_STATUS_CODE result_code: uint32_t switch_raw = 0: uint32_t switch_detect = 0: uint32_t switch_detect = 0: uint32_t switch_detect_on = 0: uint32_t switch_number = 0: bool disp_usage = true: bool switch_mode = true: printf("¥r¥nUser Application Start!¥r¥n"): // CPU and heard esttings</pre>	
<pre>int main(void) // Main function for this sample //ALT_STATUS_CODE result_code: uint32_t switch_raw = 0: uint32_t switch_detect = 0: uint32_t switch_detect = 0: uint32_t switch_detect_on = 0: uint32_t switch_number = 0: bool disp_usage = true: bool switch_mode = true: printf("¥r¥nUser Application Start!¥r¥n"): // CPU and board settings. util index init() = util index init() = utilizing for intervalue init()</pre>	
<pre>int main(void) // Main function for this sample //ALT_STATUS_CODE result_code: uint32_t switch_raw = 0: uint32_t switch_detect = 0: uint32_t switch_detect = 0: uint32_t switch_detect_on = 0: uint32_t switch_detect_on = 0: bool disp_usage = true: bool switch_mode = true: printf("¥r¥nUser Application Start!¥r¥n"): // CPU and board settings. util_intlog_init(): util_intlog_init() Initialization function for interrupt logging utility ####################################</pre>	
<pre>int main(void) // Main function for this sample //ALT_STATUS_CODE result_code: uint32_t switch_raw = 0: uint32_t switch_raw_bk = 0; uint32_t switch_detect = 0; uint32_t switch_detect_on = 0; uint32_t switch_detect_on = 0; uint32_t switch_number = 0; bool disp_usage = true: bool switch_mode = true: printf("¥r¥nUser Application Start!¥r¥n"): // CPU and board settings. util_intlog_init(): util_intlog_init() Initialization function for interrupt logging utility #iff USED_CPU0_INIT=1 cmu0_init() Initialization function for interrupt logging utility</pre>	
<pre>int main(void)</pre>	
<pre>int main(void) // Main function for this sample //ALT_STATUS_CODE result_code: uint32_t switch_raw = 0: uint32_t switch_raw_bk = 0: uint32_t switch_detect = 0: uint32_t switch_detect_on = 0: uint32_t switch_detect_on = 0: bool disp_usage = true: bool switch_mode = true: printf("\fr\fruker Application Start!\fr\fruker"): // CPU and board settings. util_intlog_init(): #iff USED_CPU0_INIT=1 cpu0_init(): #util_intlog_init() Initialization function for CPU0 #endif</pre>	
<pre>main() Main function for this sample //ALT_STATUS_CODE result_code: uint32_t switch_raw = 0; uint32_t switch_raw_bk = 0; uint32_t switch_detect = 0; uint32_t switch_detect = 0; uint32_t switch_number = 0; bool disp_usage = true; bool switch_mode = true; printf("\fr\fullerAnple and board settings. util_intlog_init():</pre>	
<pre>main() Main function for this sample //ALT_STATUS_CODE result_code: uint32_t switch_raw = 0: uint32_t switch_raw_bk = 0: uint32_t switch_detect = 0: uint32_t switch_detect_on = 0: uint32_t switch_detect_on = 0: uint32_t switch_number = 0: bool switch_mode = true: printf("YrYnUser Application Start!YrYn"): // CPU and board settings. util_intlog_init() Initialization function for interrupt logging utility #if USED_CPU0_INIT=1 cpu0_init() Initialization function for CPU0 #endif // Initializing the dmac functions of hwlib. //ormple dmap initialization; </pre>	
<pre>main() Main function for this sample //ALT_STATUS_CODE result_code: uint32_t switch_raw = 0: uint32_t switch_aw_bk = 0: uint32_t switch_detect = 0: uint32_t switch_detect_on = 0: uint32_t switch_detect_on = 0: uint32_t switch_mober = 0: bool disp_usage = true: bool switch_mode = true: printf("\fr\fuller Application Start!\fr\fuller"): // CPU and board settings. util_intlog_init() initialization function for interrupt logging utility #if USED_CPU0_INIT=1 cpu0_init() initialization function for CPU0 #endif // Initializing the dmac functions of hwlib. //sample_dmac_initialize(): </pre>	

/* ### Implement the test setting process here!!! ## */		
util_intlog_print();	_intlog_print() Utility function for interrupt logging	
printf("==== Start While(1) loop process!!! ======¥n");		
switch_raw_bk = sample_detect_switch();	mple_detect_switch() Function to get switch state	
while(1)		
{		
if(disp_usage)		
[same Europian to show usage of this sample	
sample_test_print_usage();		
}		
// Check the Slide-Switch and Push-Switch		
<pre>switch_raw = sample_detect_switch();</pre>	ample_detect_switch() Function to get the switch state	
switch_detect = switch_raw ^ switch_raw_bk;		
SWILGI_DELECL_ON - SWILGI_DELECT & SWILGI_TAW,		
// Push-Switch 0	If push switch 0 is ON	
if((switch_detect_on & SAMPLE_SWITCH_BIT_PUSHO)	exit the while loop of this test	
&&(!(switch_raw & SAMPLE_SWITCH_BIT_PUSHALL)))		
t		
}		
// Change operation mode ?	If DIP switch bit 0 is ON,	
if (switch_detect & SAMPLE_SWITCH_BIT_SLIDEO) {	put the operation into Switch mode	
if (switch_raw & SAMPLE_SWIICH_BII_SLIDEO) {		
switch mode = true:	If DIP switch bit 0 is OFF,	
} else {	put the operation into Command mode	
printf("Enter Command Mode! <press continue="" enter="" key="" to="">¥n</press>	n"); and wait for the Enter key.	
while(getchar() != '¥n'); /* Clear stdin buffer */		
switch_mode = false;		
}		
// ==== Branch by operation mode (Command Mode or Switch Mode) ====		
if(switch_mode) {	In Switch mode,	
// Switch Mode //		
// Slide-Switch		
if(switch detect & SAMPLE SWITCH BIT SLIDEALL)		
{		
switch_number = switch_raw & SAMPLE_SWITCH_BIT_NUM;		
switch_number ★= 1; // To avoid warnings.		
if (switch dotoot & SAMDLE SWITCH BIT SLIDE1) /	If DIP switch bit 1 is ON, a message will be displayed.	
printf("SAMPLE_SWITCH_BIT_SLIDE1/{	Display a message	
}	If DIP switch hit 2 is ON	
if(switch_detect & SAMPLE_SWITCH_BIT_SLIDE2) {	a message will be displayed	
<pre>printf("SAMPLE_SWITCH_BIT_SLIDE2¥n");</pre>	а птеззаде или ве опридуец.	
	If DIP switch bit 3 is ON,	
IT (SWITCH_detect & SAMPLE_SWITCH_BIT_SLIDE3) { printf("SAMPLE SWITCH_BIT_SLIDE3½n") ·	a message will be displayed.	
princi (OMMELL_OMITOI_DII_OLIDEOTI /), }		

// Push-Switch if(!(switch_raw & SAMPLE_SWITCH_BIT_PUSHALL)){		
if(switch_detect_on & SAMPLE_SWITCH_BIT_PUSH switch_detect_on &= ~SAMPLE_SWITCH_BIT_ printf(~SAMPLE_SWITCH_BIT_PUSH1¥n~);	iH1) { If push switch 1 is turned ON, r_PUSH1 : a message is displayed.	
disp_usage = true; } if(switch_detect_on & SAMPLE_SWITCH_BIT_PUSH switch_detect_on &= ~SAMPLE_SWITCH_BIT_ printf(~SAMPLE_SWITCH_BIT_PUSH2¥n~);	H2) { If push switch 2 is turned ON, r_PUSH2: a message is displayed.	
disp_usage = true; } if(switch_detect_on & SAMPLE_SWITCH_BIT_PUSH switch_detect_on &= ~SAMPLE_SWITCH_BIT_ printf(~SAMPLE_SWITCH_BIT_PUSH3Yn~);	H3) { If push switch 3 is turned ON, I_PUSH3: a message is displayed.	
disp_usage = true: } } else {	In the Command mode,	
<pre>// command mode if(cmd_execute()) { break; // Exit Test loop!!! }</pre>	cmd_execute() Executes command input processing. Exits the while loop of this test when the "exit" command is entered.	
} util_intlog_print(); switch_raw_bk = switch_raw;	<pre>util_intlog_print() Interrupt logging utility function</pre>	
printf("=== End While(1) loop process. =====¥n") util_intlog_print();) : util_intlog_print() Interrupt logging utility function	
printf("Finished running the sample !!!¥r¥n"); return 0; }		
		E

[Listing 1] Main routine source code for this sample6

7. Introduction to useful utility functions

The util directory contains useful utility functions.

Some typical utility functions are listed below.

File	MMU configuration utility functions	Description
	void sample_mmu_init_and_enable (void)	Initialize and enable the MMU by doing the following Initialize the MMU Create the MMU table Enable MMU
l2mmu_setting.c l2mmu_setting.h	int cpu0_12mmu_init (void)	 Do the following: Enable SIMD and VFP ACTLR.SMP = 1/NSACR.NS_SMP = 1 Initialize SCU (SCU is a shared resource of MPCore) Set AXI transaction signal (AxUSER [0] = 1). This setting is required for coherent forwarding with ACP Initialize GIC distributor register Set and enable MMU Enable Cache Initializes and enables CPU interrupts. Enables GIC global interrupts (Core0 only).

[Table 1] MMU configuration utility functions7

Table 7 Memory Access Utility Functions

File	Memory Access Utility Functions	Description
	void sample_memset_address32 (uint32_t* start, size_t size)	Sets the 32 bit address value in memory.
	void sample_memset_incrementdata (uint32_t* start, uint32_t testdata, size_t size)	Sets the increment data of 1 in memory.
mem_util.c	void sample_memset_incrementdata_4byte (uint32_t* start, uint32_t testdata, size_t size)	Sets the increment data of 4 in memory.
mem_util.h	void sample_mendmp_word (const uint32_t* start, size_t size)	Dump memory in 32 bit size
	void sample_memdmp_halfword (const uint16_t* start, size_t size)	Dump memory in 16 bit size
	void sample_mendmp_byte (const uint8_t* start, size_t size)	Dump memory in 8 bit size

Table 2 usleep utility functions7

File	usleep utility functions	Description
usleep_soc.c	void usleep (uint32_t us)	Inserts a specified microsecond sleep using a global timer.

Table 3 Interrupt logging utility functions7

File	Interrupt logging utility functions	Description
	void util_intlog_init (void)	Interrupt log initialization processing: Always called first
util_interrupt_log.c util_interrupt_log.h	void util_intlog_record (ALT_INT_INTERRUPT_t kind, int opt1, int opt2)	Interrupt log recording processing: Called in an interrupt routine
	void util_intlog_print (void)	Interrupt log output processing: Called periodically in a normal routine

Table 4 Timing utility functions7

File	Timing utility functions	Description	
	void util_time_init (void)	Initializes the time measurement program Prints clock setting information Sets the global timer for measurement Initializes measurement recording information	
	void util_time_uninit (void)	 Uninitializes the time measurement program Uninitializes the global timer for measurement Prints all measurement results and clears the measurement record information 	
	void util_time_record_start_point (uint32_t index)	Records the start point of the time measurement	
util time mascurement c	<pre>void util_time_record_end_point (uint32_t index)</pre>	Records the end point of the time measurement	
util_time_measurement.h	void util_time_print_result_by_counter (uint32_t index)	Prints the measurement results on the counter (prints the heading)	
	<pre>void util_time_print_result_by_seconds (uint32_t index) void util_time_print_result_all (UtilTimePrintTarget_et printby) void util_time_print_result_partial (int startid, int endid, UtilTimePrintTarget_et printby)</pre>	Prints measurement results in seconds (print headings)	
		Prints all measurement results	
		Prints partial measurement results with the specified content	
	void util_time_print_result_all_and_clear (UtilTimePrintTarget_et printby)	Print all measurement results and clear all records	

8. What is HWLib (Hardware Library)?

Used for bare metal applications, HWLib

- reduces the complexity of writing low-level SoC software (no need to write your own SoC register definitions, etc.)
- It abstracts all system registers
- A usable layer for bare metal applications, OS drivers, OS kernels, etc.
- Contains tested functionality for basic system operation (For example, changes in clock speed, cache settings, FPGA configuration, etc.)
- 8-1. HWLib Components

HWLib consists of two components.

- SoC abstraction layer (SoCAL) (low-level HAL)
 - · Macro-based abstraction layer (header file) for accessing hardware IP registers
 - Separates software and hardware
- Hardware Manager (HWMgr)
 - A collection of C and assembly APIs for high-level access to SoC hardware.
 - · Include SoCAL header files with #include

The util/hwlib directory for this sample project contains all the sources provided by Intel as HWLib, and you can use all the APIs by including the HWLib header files you want to use.



Figure 8: HWLib Components

8-2. HWLib Configuration (Functions with API)

The following HWLib API is provided.



Figure 1 HWLib API8

8-3. HWLib Documentation

- Location for SoCAL related documentation
 - O <*SoC EDS installation directory>/ip/altera/hps/altera_hps/doc/*<device_name>/socal/html/index.html
 - <device_name> For Cyclone V/Arria V: soc_cv_av
 - For Arria10: soc_a10
- Location for HW Manager related documentation

O <SoC EDS installation directory>/ip/altera/hps/altera_hps/doc/hwmgr/<device name>/index.html

• Also accessible from the Windows Start menu.



Figure 2 Accessing the HWLib Documentation from the Windows Start Menu8

9. <u>HWLib Examples</u>

The examples directory contains various HWLib software source codes.

- sample_cache_manage.c (cache management sample program)
- sample_clock_manager.c (clock manager sample program)
- sample_dma_mem.c (DMA transfer sample program)
- sample_dmac.c (HPS DMA-330 sample program)
- sample_ecc.c (ECC management sample program)
- sample_globaltmr.c (global timer sample program)
- sample_gpio.c (GPIO sample program)
- sample_gptmr.c (general-purpose timer sample program)
- sample_interruptctrlSGI.c (interrupt controller (mainly SGI) sample program)
- sample_time_measurement.c (time measurement implementation sample program)
- sample_watchdog.c (watchdog timer sample program)

If you use these Example source code files, you can set the corresponding Example to 1: Enable in the config.mk file in the TOP directory of your project to build it as a compilation target for Arm DS.

# Select example code to test (0:Disable/1:Enable) #		
# ENABLE_EXAMPLE_DMA	: sample_dmac.c, sample_dma_mem.c (USED_DMA must be 1)	
ENABLE_EXAMPLE_DMA	:= 0	
# ENABLE_EXAMPLE_CACHE	: sample_cache_manage.c	
ENABLE_EXAMPLE_CACHE	:= 0	
# ENABLE_EXAMPLE_CLK	: sample_clock_manager.c	
ENABLE_EXAMPLE_CLK	:= 0	
# ENABLE_EXAMPLE_ECC	: sample_ecc. c	
ENABLE_EXAMPLE_ECC	:= 0	
# ENABLE_EXAMPLE_GLTMR	: sample_globaltmr.c	
ENABLE_EXAMPLE_GLTMR	:= 0	
# ENABLE_EXAMPLE_GPI0	: sample_gpio.c (Arria 10 is not supported)	
ENABLE_EXAMPLE_GPI0	:= 0	
# ENABLE_EXAMPLE_GPTMR	: sample_gptmr.c	
ENABLE_EXAMPLE_GPTMR	:= 0	
# ENABLE_EXAMPLE_INTCTRL	: sample_interruptctrlSG1.c	
ENABLE_EXAMPLE_INTCTRL	:= 0	
# ENABLE_EXAMPLE_TIME	: sample_time_measurement.c	
ENABLE_EXAMPLE_TIME	:= 0	
# ENABLE_EXAMPLE_WDOG	: sample_watchdog.c	
ENABLE_EXAMPLE_WDOG	:= 0	

[Listing 9] Compilation settings in the config.mk file

The following pages give an overview of the various samples in the examples directory (See each source code file and readme.txt for more information).

MACNICA

∧ Note:

In this HWLib Example, software operation is switched by operating 4 PUSH switches (PUSHSW below) and 4 SLIDE switches (DIPSW below) on the HPS side.

However, if the *Atlas-SoC/DE0-Nano-SoC/DE10 Nano* development board is selected as the target board, the switches mentioned above will be insufficient on the HPS side. Therefore, the following implementation is required.

- PUSHSW 0 ... Simultaneously pressing PUSHSW (KEY0, KEY1) on the FPGA side indicates PUSHSW0.
- PUSHSW 1 ... Simply pressing PUSHSW (KEY0) on the FPGA side indicates PUSHSW1.
- PUSHSW 2 ... Simply pressing the FPGA PUSHSW (KEY1) indicates PUSHSW 2.
- PUSHSW 3 ... Simply pressing the HPS USER PUSHSW (KEY2) indicates PUSHSW 3.
- DIPSW 0:3 ... FPGA DIPSW (SW0, SW1, SW2, SW3)

If the Arria 10 SoC development board is selected, all switches (PUSHSW x 4, DIPSW x 4) will be used on the FPGA side instead of the HPS side.

∧ Note:

sample_gpio.c (GPIO sample program) does not support the *Arria®* **10** *SoC* Development Kit (a10socdk) because GPIO-connected HPS user switches are not available.

9-1. sample_cache_manage.c (Cache Management Sample Program)

.

Table 9 sample	cache	manage.c Source File
	00.0	

TOP Function Name Int sample_cacke_nanage_test_end(char* options) Own/ew/ Cacke Management Sample Program This program the all the APEs in the following categories in HWLb. Cacke Management API States * System Level Cache Management API + L2 Cache Management API + L2 Cache Management API + L2 Cache Management API + L2 Cache Management API - Cache Management API - L2 Cache Controller (00) satings to DPS wind PUSHSW for HPS on the target band (for operating the test program) - Execute HWLb API to enable all L1 and L2 Caches. - Change interrupt controller (00) satings to back operation. Enable L2 Cache Controller to enable the interrupt cocamal notification from L2 Cache Controller are combined (OR). This sample does not implement a mechanime that cache advormal types of advormal notification from L2 Cache Controller are combined (OR). This sample does not implement a mechanime that cache advormal notification from L2 Cache Controller are combined (OR). This sample does not implement a mechanime that issue=>0.00000000000000000000000000000000000	Source File	sample_cache_manag	e.c			
Ownerwise Cache Management Sample Program This program trive at the APEs in the following categories in HMLb. Cache Management API Function * System Level Cache Management API + L1 Cache Management API + L2 Cache Management API + L2 Cache Management API + L2 Cache Management API + L2 Cache Management API - Cache Management API - Compare Interrupt Cache manage Int():	TOP Function Name	int sample_cache_manage_test_cmd(char* options)				
Sample Function This program trise all the APE in the following categories in HWLb. Cache Management API • System Level Cache Management API • Li Cache Management API • The following is an overview of the sample functions. • Grange interrupt is for DPSW and PUSHSW for HPS on the target board (for openting the test program) • Change interrupt is lissued under the condition that all 3 types of abromal notifications from L2 Cache Controller are combined (OR). This sample does not implement a mechanism that causes Cache abromally. If a Cache abromality is reproduced by some method an interrupt cocurs and the following console message is output (not verified). "[[]/[]/[]/[]/[]/[]/[]/[]/[]/[]/[]/[]/[]/	Overview	Cache Management Sample Program				
Sample Schole manage init(): → GPIO settings for DIPSN and PUSHSW for HPS on the target board (for operating the test program) → Execute HWLb API to enable all L1 and L2 Caches. → Change interrupt controller (GIO) settings to check operation. Enable L2 Cache Combined IRO ^LLT_INTERRUPT_L2 COMBINED_R0." The above interrupt is issued under the condition that all 3 types of abnormal notifications from L2 Cache Controller are combined (OR). This sample does not implement a mechanism that causes Cache abnormality. If a Cache abnormality is produced by some method, an interrupt occurs and the following console message is output (not verified). ("INTERRUPT]L2 Cache Controller to enable the interrupt notification function (Enable using HWLb). Question (Enable using HWLb). (2) sample cache_manage_test_main(): → Run the tast program. Perform the following processing in the infinite loop. PUSHSW2 <	Function	This program tries all Cache Management / + System Level Ca + L1 Cache Manag + L2 Cache Manag	the APIs in the following categories in API che Management API ement API ement API	n HWLib.		
	Semple Functions	The following is an ov (1) sample_cache_J \rightarrow GPIO s \rightarrow Execut \rightarrow Change Enable The ab This sa If a Cac "[INTE \rightarrow Configu (2) sample_cache_J \rightarrow Run the DISPSW [4321] xxx1 xxx0 0010 0100 1000 1000 1001 1001	erview of the sample functions. manage_init(); ettings for DIPSW and PUSHSW for I e HWLib API to enable all L1 and L2 (c interrupt controller (GIC) settings to L2 Cache Combined IRQ "ALT_INT_ ove interrupt is issued under the conc mple does not implement a mechanis she abnormality is reproduced by som RRUPT]L2 Cache Combined Interrup re the L2 Cache Controller to enable manage_test_main(); e test program. Perform the following PUSHSW0 Press End the infinite loop (End test program) Execute API to enable/disable all L1 and L2 Cache functions (Enable and Disable are executed alternately every time SW is pressed) - - -	HPS on the target board (for operatin Caches. • check operation. INTERRUPT_L2_COMBINED_IRQ." dition that all 3 types of abnormal not m that causes Cache abnormality. • method, an interrupt occurs and th it is occurred!! status=0x0000+++++" • the interrupt notification function (E processing in the infinite loop. PUSHSW1 Press - Run alt_cache_system_invalidate alt_cache_system_olean Run alt_cache_system_purge Run - -	ng the test program) ifications from L2 Cache Controller an ne following console message is output inable using HWLib). PUSHSW2 Press - Run alt_cache J1_data_invalidate_all alt_cache J1_data_clean_all Run alt_cache J1_data_purge_all Run alt_cache J2_data_purge_all Run alt_cache J2_data_purge_all Run alt_cache J2_data_purge_all Run alt_cache J2_data_purge_all Execute	e combined (OR). (not verified). To verify the cache effect Start the function mul.132 test function to measure and display the processing time Note: In this sample, MMU is not set, so the effect of caching cannot be confirmed. If necessary, add MMU settings and check.



9-2. sample_clock_manager.c (clock manager sample program)

•

Source File	sample_clock_manager.c		
TOP Function Name	int sample_clkmgr_test_cmd(char* options)		
Overview	Clock manager sample program		
	This sample changes the M (1 – 4096) of the Main PI L at the switch timing of the DIPSW 1 –4 for HPS (to test the HPS main clock frequency switching). The M	<i>N</i> ain	
Function	This sample changes the M (1 - 4008) of the Main PLL at the switch timing of the DIPSW 1 - 4 for HPS (to test the HPS main clock frequency switching). The M clock is changed according to the value of the DIPSW 1 - 4 for HPS as follows. Image: DipSPSW M clock witch Main PLL (1 - 4008) meu.clk Image: DipSPSW M clock Main PLL (1 - 4008) meu.clk Image: DipSPSW M clock Main PLL (1 - 4008) meu.clk Image: DipSPSW M clock Main PLL (1 - 4008) meu.clk Image: DipSPSW M clock Main PLL (1 - 4008) meu.clk Image: DipSPSW M clock Main PLL (1 - 4008) meu.clk Image: DipSPSW M clock Main PLL (1 - 4008) meu.clk Image: DipSPSW M clock Main PLL (1 - 4008) meu.clk Image: DipSPSW M clock Main PLL (1 - 4008) meu.clk Image: DipSPSW M clock Main PLL (1 - 4008) meu.clk Image: DipSPSW M clock Main PLL (1 - 4008) meu.clk Image: DipSPSW M clock Main PLL (1 - 4008) meu.clk Image: DipSPSW M clock Main PLL (1 - 4008) meu.clk Image: DipSPSW M clock Main PLL (1 - 4008) meu.clk Image: DipSPSW M clock Main PLL (1 - 4008) meu.clk Image: DipSPSW M clock Main PLL (1 - 4008) meu.clk Image: DipSPSW M clock Main PLL (1 - 4008) meu.clk Image: DipSPSW M clock Main PLL (1 - 40	fain	
	All APIs in the above categories are tested, and the configuration information of the three PLLs (Main PLL, Peripheral PLL, SDRAM PLL) is displayed and visi Interrupts generated by the Clock Manager (Lock/Unlock of the three PLLs) are also displayed on the console when they occur.	ible.	
Sample functions	Interrupts generated by the Clock Manager (Lock/Unlock of the three PLLs) are also displayed on the console when they occur. The following is an overview of the sample functions. ① sample_ckmgr_init():		

Table 1: sample_clock_manager.c Source File9



9-3. sample_dma_mem.c (DMA transfer sample program)

•

Table 2: sample_dma_mem.c Source File9

Source File	sample_dma_mem.c			
TOP Function Name	int sample_dma_mem_test_cmd(char* options)			
Overview	DMA Transfer Sample Program			
TOP Function Name Overview	int sample_dma_ DMA Transfer Samp This sample perform This sample is impler The following options •DMA Channel s •Transfer path (v •Enable/disable More: Becca th When the DMA test is and the processing t Test TEST01 TEST01 TEST01 TEST01 TEST01 TEST01 TEST01 TEST01 TEST01 TEST01	mem_test_cmd(char* options) le Program s memory-to-memory DMA transfer using HPS built-in DMA (mented in an environment where MMU, L1 and L2 caches, and s can be selected by operating PUSHSW and DIPSW on the tar selection (0 [~] 7) via normal port (ACP not used)/ACP port) cache maintenance operations ause the Arria 10 SoC automatically determines the u ne ACP Use/Not Use option has no meaning. s run with the above options selected, the following 8 patterns o ime and result (OK/NG) of the DMA transfers are displayed. Source buffer NorCache Buffer Cacheable [Write-Back (WB)] Buffer Cacheable [Write-Back with Allocate (WBA)] Buffer Cacheable [Write-Back WB] Buffer	DMA-330). ACP ports are enabled. get board. Juse of ACP ports by looking at the f buffer-to-buffer transfers with different Destination buffer NonCache Buffer NonCache Buffer NonCache Buffer Cacheable [WBA] Buffer Cacheable [WBA] Buffer Cacheable [WBA] Buffer	e cache attributes of AXI transactions, t MMU settings are attempted per execution,
Function	The processing procedure for DMA transfer is implemented as follows. The processing time (*) displayed during execution is also displayed for each of the following steps. < DMA transfer test processing procedure > 1. Test data storage (writing data to the transfer source/clearing 0 of the transfer destination) 2. Cache maintenance (reflecting data stored in cache memory to physical memory) 3. Microcode generation for DMA-330 4. DMA execution (start of transfer ~ DMA completion interrupt occurs) 5. Verify DMA transfer results OK/NG display of results when using ACP, be sure to thoroughly verify the CPU's processing performance (The processing time displayed in this sample is only a preference value)			
	After program execu "==== Start Wh If an operation of PU Switch PUSHSW0 PUSHSW0 PUSHSW0 PUSHSW2 PUSHSW3 DIPSW4 DIPSW3 Note: Basia bi	tion starts, when initial settings and execution tests of various ile(1) loop process!!! (Exit PUSHSW8(SW8) becom ISHSW for HPS is detected during the loop, the following proce Processing to be executed Exits the loop and ends the program. DMA Register Display (View the status of Management Thread, Ch Th DMA Transfer Test Run (Option Selection: Normal Port (ACP Not Use DMA Transfer Test Run (Option Selection: Normal Port (ACP Not Use DMA Transfer Test Run (Option Selection: ACP Port) Option Selection: Cache Maintenance ON/OFF Option Selection: DMA Channel 0 ~ 7 cally, the DMA test is run by operating the PUSHSW/ reak (F9) and refer to the memory view.	APIs are completed, loop processing states ON.) ===="""" ssing is executed. ead) ad DIPSW while running (F8). To ch	rts with the following display. eck the contents of the transfer data,
Supplement	The DMA transfer API in this sample uses alt_dma_custom.c, which is customized based on alt_dma.c of HWLib. For details, see Supplement 4 on sample_dma_mem_readme.txt. Set USED_DMA to 1 in configmk and build.			
Sample function	The following is an overview of the sample function. (1) sample_dmac_test_init(); → The configuration required to use DMA-330 (such as registering interrupt callbacks) is done in this function. (2) sample_dmac_print_manager_status(); → Displays the DMA Manager thread status. (3) sample_dmac_print_ch_status(channel, true); → Displays the DMA CH status currently selected in DIPSW. (4) sample_dmac_test_main(channel, acp_en, cacheope_en); → Runs the DMA transfer test. Transfers 8 patterns.			
Remarks	For details, see samp	ole_dma_mem_readme.txt and sample_dma_mem.c.		



9-4. sample_dmac.c (sample program using HPS DMA (DMA -330))

•

[Table 3] sample_dr	nac.c Source File9
---------------------	--------------------

Source file	sample_dmac.c	
TOP Function name	int sample_dmac_test_cmd(char* options)	
Overview	Sample program using HPS DMA (DMA-330)	
Function	This sample performs DMA transfer using HPS built-in DMA (DMA-330). To execute this program. iput the following parameters from the console. CDMA transfer source address > CDMA transfer destination address > CDMA transfer size > < transfer byte width > For example: Source address = 0x 10.000 Destination address = 0x 10.000 Transfer byte width = 8 For entr 10,000 12000 100 & a follows: Command: dmatest 10000 12000 100 & a follows: Command: dmatest 10000 12000 100 & 8 dmatest 10000 12000 100 & a follows: - DMA CHS test Parameters ==== - DMA CHS test Parameters === - Elapsed Seconds (nsec): 0.0000008 (3040) (TDME# 2] - Elapsed Seconds (nsec): 0.0000008 (3040) (TDME# 2] - Elapsed Seconds (nsec): 0.0000008 (3040) (TDME# 4] - Elapsed Seconds (nsec): 0.0000008 (3040) (TDME# 4] - Elapsed Seconds (nsec): 0.0000008 (3040) (DMA Result OK [IRD#I36] DMA [R00 (0x0000008, 0x0	
Addendum	The DMA transfer API in this sample uses alt_dma_custom.c, which is customized based on HWLib's alt_dma.c. For more information, see Addendum on sample_dmac_readme.txt. Set USED_DMA to 1 in configmk and build.	
Sample Functions	The following is an overview of the sample functions. 1 sample_dma_m2m_setting (bytes): → Sets DMA (DMA-330) according to the value of the bytes argument. Set bytes to 1, 2, 4, or 8. (2) sample_dmac_test_main (ALT_DMA_CHANNEL_0, (void*) srcaddr, (void*) dstaddr, (size_t) size); → Call the sample DMA transfer execution function sample_dmac_test_execute(). (3) sample_dmac_test_execute (); → Call the at_dma_channel_exec () DMA transfer execution API function.	
Remarks	For details, see sample_dmac_readme.txt and sample_dmac.c.	

9-5. sample_ecc.c (ECC administration sample program)

Table 9: sample_ecc.c Source File

•

Source File	sample_ecc.c			
TOP Function Name	int sample_ecc_test_cmd(char* options)			
Overview	CC Management Sample Program			
	Use HWLib to operate all of the APIs classified in the following categories.			
	Error Correcting Code (ECC) Management			
	Use ECC of On-Chip RAM to check the following operations.			
	•ECC error/injection			
	•Occurrence of ECC interrupt			
	•Read data in case of ECC error (memory check)			
	•ECC operation difference depending on cache enable/disable			
	After program execution is started, when initialization and execution tests of various APIs are completed, loop processing starts with the following display. "==== Start While(1) loop process!!! (Exit PUSHSW0(SW8) becomes ON.) ===="			
	If an HPS PUSHSW operation is detected during a loop, the following processes are executed.			
	Switch Processing to be executed			
	PUSHSW0 Exit the loop and end the program			
	PUSHSW1 Perform cache cleaning and read access to the test area (check for occurrence of ECC interrupt)			
	PUSHSW2 Perform cache purge (clean and disable) and read access to the test area (check for occurrence of ECC interrupt)			
	PUSHSW3 ECC error injection and memory check are performed according to the settings of DIPSW1 and DIPSW2.			
	DIPSW for HPS is used to select the following operations.			
	Switch Operation selection			
Function	DIPSW1 ECC Double Bit Error (uncorrectable) Injection setting (OFF: disabled/ON: enabled)			
	DIPSW2 ECC Single Bit Error (correctable) Injection setting (OFF: disabled/ON: enabled)			
	DIPSW3 L2C-310 Debug Mode setting (OFF: disabled/ON: enabled)			
	(ON: When enabled, the cache enters a mode in which it operates with "forced write-through" and "line fill disabled")			
	DIPSW4 L1/L2 cache setting [OFF: Disabled/ON: Enabled]			
	 If you press PUSHSW3 with either DIPSW1 or DIPSW2 set to ON, ECC errors will be injected during memory check write access. 			
	Each time a memory check NG is detected, the address, expected value, and read result of the NG will be displayed.			
	The first 128 bytes (0x80) of On–Chip RAM will be used as the test area.			
	When cache is enabled (DIPSW4 = ON), write access is set to write-back, so writing to On-Chip RAM does not work and error injection does not work.			
	By turning DIPSW3 ON, the write-through mode is forcibly entered, and error injection can be set to work even when cache is enabled.			
	 Press either PUSHSW1 or PUSHSW2 to perform read access to the memory checked area. 			
	By performing this operation after error injection during memory check, you can check the ECC error detection operation. Displays a message each time an ECC			
	interrupt is detected.			
	When cache is enabled (DIPSW4 = ON), cache maintenance processing is performed beforehand.			
	(PUSHOWI) performs cacche clearit, PUUHOWIZ performs cache purge (clearit and clearitie)			
	 Memory credit and read access are performed by various access methods to verify operation. On-Chin RAM access address: 0x00000000^/(tyEEE0000^ 			
	- Bit width: 8bit/16bit/32bit/64bit			
	I ne toilowing is an overview of the sample function.			
Sample function	U durante into,			
	 → Initializes processing time measurement. Performs the following operations. • Sets the global timer for processing time measurement (These settings are required for measurement Currently the measure process call is not 			
	 Sets the global timer for processing time measurement (These settings are required for measurement. Currently, the measure process call is not implemented) 			
	implemented). Sets the Clock Manager and displays the setting information (for checking the operating environment parameters such as various clock frequencies)			
	(2) sample ecc test init();			
	\rightarrow Performs the following operations.			
	Sets the remap register (Configure On-Chip RAM to be Accessible from First Address 0x00000000).			
	Sets the GPIO of the target board (Setting PUSHSW and DIPSW for HPS).			
	Configures and enables on-chip RAM ECC (ECC Enabled and Interrupt Allowed).			
	• Configures and enables MMU (On-Chip RAM space is set to write-back for both L1 and L2 caches).			
	③ sample_ecc_test_main();			
	ightarrow Runs the test program. Runs the switch detection process described in "Function" above in an infinite loop.			
	(4) sample_ecc_test_uninit();			
	\rightarrow This sample does not perform any processing.			
	5 util_time_uninit();			
	→ Performs post-processing of processing time measurement processing. Displays the measurement result on the console.			
Remarks	For details, see sample_ecc_readme.txt and sample_ecc.c.			



9-6. sample_globaltmr.c (global timer sample program)

•

Table 4: sample_globaltmr.c Source File9



9-7. sample_gpio.c (GPIO sample program)

Table 5 sample_gpio.c Source File9

•

Source	sample_gpio.c		
TOP Function Name	<pre>int sample_gpio_test_cmd(char* options)</pre>		
Summary	GPIO Sample Program		
Function	Note: This sample program does not support the Intel ® Arria® 10 SoC Development Kit (a10socdk) because a GPIO-connected HPS user switch is not available. The API classified into the following categories in HWLb is operated as a whole. The General Purpose Input/Output Manager API + General-Purpose IO Configuration Functions + General-Purpose IO Vial Bit Index + General-Purpose IO Vial Bit Index + General-Purpose IO Utility Functions GPIO is configured so that the target board's HPS DIPSW and PUSHSW can be used as input signals, and changes in the GPIO input register values are displayed on the debugger console in conjunction with each switch operation.		
Sample Functions	 The following is an overview of the sample functions. (1) sample gpio,utility(); → Category: General-Purpose IO Utility Functions API (GPIO Utility API Trial). (2) sample gpio, utility(); → Category: General-Purpose IO Configuration Functions and General-Purpose IO via Bit Index API (GPIO Configuration API Trial). (3) sample gpio, config(); → Category: General-Purpose IO Interrupt Functions API (GPIO Interrupt Configuration API Trial). (4) sample gpio, iointerrupt(); → Change the interrupt controller (GIC) settings to check operation. After setting with this function, the interrupt operates under the following conditions: – sample gpio, callback() starts at the GPIO interrupt trigger. – Select the interrupt trigger using DIPSW12 for HPS. DIPSW12 = 0Rising-Edge DIPSW12 = 2Rising-Edge DIPSW12 = 3Falling-Edge DIPSW12 = 3Falling-Edge DIPSW12 = 3Falling-Edge IPSW12 = 5Falling-Edge IPSW12 = 5Falling-		
Remarks	For details, see sample gpio readme.txt and sample gpio.c.		

9-8. sample_gptmr.c (General-Purpose Timer Sample Program)

•

Table 9: sample_gptmr.c Source File

Source File	sample_gptmr.c		
TOP Function Name	int sample_gptmr_test_cmd(char* options)		
Overview	General-Purpose Timer Sample Program		
Function	Use HWLib to run all of the APIs classified into the following categories. The General Purpose Timer Manager API + Enable, Disable, and Status + Counters Interface + Interrupts + Mode Control Display all of the initial values of General Purpose Timer (Hereinafter, GPT) related registers that can be referenced from HWLib, and start all of the GPTs (4 below). OSC1 timer 0 32bit timer running with osc1_clk (fixed operation clock) OSC1 timer 1 32bit timer operated by osc1_clk (fixed operating clock) SP timer 0 32bit timer operated by ds_sp_clk SP timer 1 32bit timer operated by 4_sp_clk SP timer 1 32bit timer operated by 4_sp_clk Note: The OSC1 timer uses the external clock (osc1_clk) as its operating clock (fixed). The OSC1 timer is variable because it uses the Main PLL (C1: main_base_clk) or Peripheral PLL (C4: peripheral_base_clk) as its clock source (* When the operation clock is changed, a note to stop the timer is written in the manual). In addition, all interrupts (4 lines) triggered by each GPT timeout are enabled, and the console is displayed when they occur.		
Sample Functions	The following is an overview of the sample functions. (1) sample gatter: test; int(). → Initialize that program. Perform the following processing: Initialize HWLb for GPT (all ggst all thrr jnit). Display all GPT default values. Change GPT satisfys for testing. V OSCI timer 0Timeout interrupt occurs every 20 seconds. (mode=ALT_GPT_RESTART_MODE_PERIODICUSer-defined count mode), resetcount=500000000 (#25MHz)) V OSCI timer 1Timeout interrupt occurs every 50 seconds (mode=ALT_GPT_RESTART_MODE_PERIODICUSer-defined count mode), resetcount=100000000 (#25MHz)) V SSCI timer 1Timeout interrupt occurs every 50 seconds (mode=ALT_GPT_RESTART_MODE_PERIODICUSer-defined count mode), resetcount=100000000 (#100MHz)) V SP timer 0Timeout interrupt occurs every 10 seconds (mode=ALT_GPT_RESTART_MODE_PERIODICUSer-defined count mode), resetcount=100000000 (#100MHz)) V SP timer 1Timeout interrupt occurs every 10 seconds (mode=ALT_GPT_RESTART_MODE_PERIODICUSer-defined count mode), resetcount=100000000 (#100MHz)) V SP timer 0Timeout interrupt occurs every 10 seconds (mode=ALT_GPT_RESTART_MODE_PERIODICUSer-defined count mode), resetcount=100000000 (#100MHz)) V SP timer 1Timeout interrupt occurs every 10 seconds (mode=ALT_GPT_RESTART_MODE_PERIODICUSer-defined count mode), resetcount=100000000 (#100MHz)) V SP timer 0Timeout interrupt occurs every 10 seconds (mode=ALT_GPT_RESTART_MODE_PERIODICUSer-defined count mode), resetcount=100000000 (#100MHz)) V SP timer 0Timeout interrupt occurs every 10 seconds (mode=ALT_GPT_RESTART_MODE_PERIODICUSer-defined count mode), resetcount=100000000 (#100MHz)) V SP timer 0Timeout interrupt occurs every 10 seconds (mode=ALT_GPT_RESTART_MODE_PERIODICUSer-defined count mode), resetcount=100000000 (#100MHz)) V For details, see the sample gattrr:test_init; W Rute the test program. The following processing is performed in an infinite loop. DISMU_SOCCUT time 1 DISMU_		
Remarks	For details, refer to sample_gptmr_readme.txt and sample_gptmr.c.		

9-9. sample_interruptctrlSGLc (interrupt controller (mainly SGI) sample program)

•

Table 6: sample	_interruptctrlSGI.c Source File9
-----------------	----------------------------------

Source	sample_interruptctrlSGLc		
TOP Function Name	int sample_intctrl_test_cmd(char* options)		
Overview	Interrupt controller (mainly SGI) sample program		
	This program performs a complete set of HWLib APIs classified into the following categories.		
	Interrupt Controller Low-Level API [Secure]		
	+ Interrupt Controller Global Interface [Secure]		
	+ Software Generated Interrupts [Secure]		
	+ Interrupt Controller CPU Interface [Secure]		
	+ Interrupt Service Routine [Secure]		
	+ Interrupt Utility Functions [Secure]		
	However, the API used for interrupt setting in other samples has already been verified in other samples, so it is omitted.		
	In this sample, settings are made to run Software Generated Interrupt(hereafter, SGI), and SGI is issued when PUSHSW for HPS is operated.		
	to other cores is also executed in this sample.).		
	During the program initialization process, the callback function is registered and the interrupt setting (Distributor activation and priority setting) is performed for all SGI		
	interrupts (16 as shown below).		
	ALT_INT_INTERRIPT_SGI0 0x00		
	ALT_INT_INTERRUPT_SG12 0x20		
	ALT_INT_INTERRUPT_SG13 0x30		
	ALT_INT_INTERRIPT_SG14 0x40 ALT_INT_INTERRIPT_SG15 0x50		
Function	ALT_INT_INTERRUPT_SG16 0x60		
	ALT_INT_INTERRUPT_SG17 0x70		
	ALT_INT_INTERRUPT_SG18 0x80 ALT_INT_INTERRUPT_SG19 0x90		
	ALT_INT_INTERRUPT_SG110 OxAO		
	ALT_INT_INTERRUPT_SGI11 0x80		
	ALT_INT_INTERRIPT_SG112 0x00 ALT_INT_INTERRIPT_SG113 0x00		
	ALT_INT_INTERRUPT_SGI14 OxEO		
	ALT_INT_INTERRUPT_SG115 0xF0		
	(j) Note: The values to the right of the above list are priority settings.		
	Select the target SGI(ALT_INT_INTERRUPT_SGI0 to ALT_INT_INTERRUPT_SGI15) with the HPS DIPSW (4bit) value, and press any of the HPS PUSHSW1 ~ 3 to issue		
	an SGI interrupt.		
	PUSHSW1 Notifies the SGI source core of the interrupt (addressed to Core# 0) → SGI callback works in Core#0.		
	PUSHSW2 Notify all cores except the SGI source core (to Core#1) → No response since Core#1 is not moved		
	PUSHSW3 Notify all cores including the SGI source core (To Core#0, Core#1) The callback works only on Core#0. Core#1 does not respond		
	When the SGI callback function works, a message in the following format is displayed on the DS-5 application console (In parentheses "(xxx, yyy)," the first value (xxx)		
	is the value of icciar, the second value (yyy) is the detection count counter for that IRQ, and the value of count⇒k is the total detection count for all IRQs.). "[TRG#0] SGT0 (0x000000000.0x00000000) count=11"		
	The following is an overview of the sample function		
	(1) sample intctrl_test_init();		
	\rightarrow Initialize the test program. Perform the following processing:		
	Attempt API for interrupt controller enable setting (alt_int_cpu_enable_ns/all, alt_int_global_enable_ns/all).		
	 Execution of interrupt controller initialization API. Display interrupt controller settings and values such as SGI settings and callback registration 		
	 Attempt API for getting interrupt controller CPU interface parameters. 		
	 alt_int_cpu_config_get() 		
	– alt_int_cpu_priority_mask_get()		
	 alt_int_cpu_binary_point_get() alt_int_cpu_binary_point_get ref() 		
	Attempt parameter setting API of interrupt controller CPU interface.		
Sample function	- alt_int_cpu_config.set()		
	 alt_int_cpu_priority_mask_set() 		
	- alt_int_cpu_binary_point_set()		
	 art_int_cpu_binary_point_set_ns() Execution of interrupt controller enable setting API (alt int cou enable alt int global enable) 		
	2 sample intctrl_test_main();		
	\rightarrow Execute test program.		
	The following processing is performed in an infinite loop.		
	 The SGI issue API is executed when PUSHSW1 for HPS is pressed. Specify the following parameters to issue SGI to Core#0. int id (1et Argument) = DIPSW for HPS (4 bits) 		
	Specify 0 (ALT_INT_INTERRUPT_SGI0) to 15 (ALT INT INTERRUPT_SGI15).		
	target_filter (2nd Argument) = ALT_INT_SGI_TARGET_SENDER_ONLY (specify the source only)		





9-10. sample_time_measurement.c (sample program to implement time measurement)

•

Table 97: sample_t	time_measure	ment.c Source File

Source	sample_time_measurement.c		
TOP Function Name	int sample_time_measurement_test_cmd(char* options)		
Overview	Sample program to implement time measurement		
	This is a sample program that implements the processing time measurement mechanism using The Global Timer Manager API of HWLib. By adding the following source/header files to another project, you can measure the processing time with the same mechanism. - util_time_measurement.c - util_time_measurement.h		
Function	 Description of the processing time measurement function void util_time_init(void); Initialization processing. This function must be called first when using this function. void util_time_record_start_point(uint32_t index); Implement the function CALL at the point where you want to start measurement. index is the number used to identify measurement points when measuring multiple points simultaneously. Specify an appropriate number in the range of 0~31.		
	 Displays all measurement results in both counter value and time. Also clears all measurement result information. Note: The measurement results are based on the assumption that the correct time is displayed when the HPS main clock (mpu_clk) is set to 800 MHz. If you are using a different clock, you can change the following definitions in the header file. #define UTIL_TIME_GLOBALTIMER_PRESCALE #define UTIL_TIME_GLOBALTIMER_PRESCALE #define UTIL_TIME_INSEC_PER_COUNT To rexample, if you are using a 600 MHz clock, change the following values. #define UTIL_TIME_GLOBALTIMER_PRESCALE #define UTIL_TIME_GLOBALTIMER_PRESCALE #define UTIL_TIME_GLOBALTIMER_PRESCALE #define UTIL_TIME_INSEC_PER_COUNT O For example, if you are using a 600 MHz clock, change the following values. #define UTIL_TIME_GLOBALTIMER_PRESCALE #define UTIL_TIME_GLOBALTIMER_PRESCALE #define UTIL_TIME_NSEC_PER_COUNT O UTIL_TIME_NSEC_PER_COUNT is multiplied by the difference value of the global timer counter when calculating the time. Any value less than nanosecond in the global timer count period is a truncation error, so use the prescaler value as a setting value that reduces the error less than nanosecond. If you cannot change the prescaler value because you are using the global timer for another purpose, use the counter value measurement result (multiply the count period separately). An Excel sheet has been prepared to automatically calculate the above parameters (UTIL_TIME_GLOBALTIMER_PRESCALE, UTIL_TIME_NSEC_PER_COUNT)>Use the file ParameterSettings for TimeMeasurementxisx in the project. 		
Sample function	 The following is an overview of the sample function. ① sample_time_measurement_init(); → GPIO settings for DIPSW and PUSHSW for HPS on the target board (settings for test program operation). → Call initialization of time measurement processing (void util_time_init). ② sample_time_measurement_test(); → An infinite loop is performed, and the following processing is called when PUSHSW and DIPSW for HPS are operated. - DIPSW1:4Used as an index value to identify the measurement target. - PUSHSW0 Displays all measurement results and exits the infinite loop (util_time_print_result_all) (ends the test). - PUSHSW1 Displays and clears all measurement results (util_time_print_result_all_and_clear). - PUSHSW2 Records the start of measurement with DIPSW as the index value (util_time_precord_start_point). - PUSHSW3 Records the end of measurement with DIPSW as the index value, and displays one measurement result (util_time_print_result_by_counter, util_time_print_result_by_seconds). (P) Point: While an infinite loop is running, press PUSHSW2, wait for any number of seconds, and then press PUSHSW3. The time corresponding to the wait time 		
	is displayed as the measurement result.		
Remarks	For details, refer to sample_time_measurement_readme.txt and sample_time_measurement.c.		



9-11. sample_watchdog.c (watchdog timer sample program)

.

Table 8 sample_watchdog.c Source File9

Source File	sample_watchdog.c		
TOP Function Name	int sample_wdog_test_cmd(char* options)		
Overview	Watchdog Timer (and Reset Manager) Sample Program		
Function	This program performs all of the APIs classified in the following categories in HWLib. The Watchdog Timer Manager API + Watchdog Timer Enable, Disable, Restart, Status + Watchdog Timer Counter Configuration + Watchdog Timer Interrupt Management + Watchdog Timer Miscellaneous Configuration The Reset Manager + + Reset Status + Reset Control Image: Control • After displaying all the initial values of watchdog timer-related registers that can be referenced from HWLib, all three watchdog timers listed below are started. - CPU Private Watchdog Timer(ALT_WDOG_CPU) - L4 Watchdog 1 (ALT_WDOG1)		
	 In addition, all three types of interrupts triggered by watchdog timer timeout are enabled, and a console display is performed when these interrupts occur. In addition, the following processing is performed in the interrupt callback routine of each watchdog timer. CPU Private Watchdog Timer Pending Clear & Console Display Only L4 Watchdog 0 Pending Clear & Console Display & COLD Reset Execution. L4 Watchdog 1 Pending Clear & Console Display & WARM Reset Execution. 		
Sample Function	 Li Vatchdog 1. Pending Clar & Console Display & ODID Reset Execution. Li Watchdog 1. Pending Clar & Console Display & WARM Reset Execution. The following is an overview of the sample function. (1) sample wdog test init(). It performs the following actions: Displays the reset manager's cause register value. Initialize the watchdog timer HMLb (alt,wdog init). Display al initial watchdog timer settings. Othange the watchdog timer settings for testing. OFU Private Watchdog Timer (ALT,WDOG,CPU) →FREERUN mode (the timer continues to operate even after a timeout occurs) L4 Watchdog 0 (ALT,WDOG0) →INT THEN RESET mode (Mode in which an interrupt occurs at the first timeout and WARM is reset at the second timeout) (4) For details, please check the code of sample wdog test jint directly.) Displays al changed watchdog timer settings. Displays al change of the timer control settings. Displays al change of the timer of the code of sample wdog test jint directly.) Displays al change of the the OPU Private Watchdog Timer at the time of change of DIPSWI -4 for HPS. Makes DIPSWI MSB and DIPSWI LSB, and applies the 4-bit value as it is to the set value. Resets the OPU Private Watchdog Timer at the time of press of PUSHSWI for HPS. Resets L4 Watchdog 1 at the time of press of PUSHSWI for HPS. Resets L4 Watchdog 1 at the time of press of PUSHSWI for HPS. Resets L4 Watchdog 1 at the time of press of PUSHSWI for HPS. When PUSHSWI of at the time of press of PUSHSWI for HPS. When PUSHSWI for HPS is pressed, the infinite loop is ended		

10. Supplementary Information

10-1. How to add user commands to be executed in the Command mode

As explained in "5-2. <u>Command mode</u>," you can register user-created processes as commands in COMMANDS_LIST commands[] and execute them.

- ① Place the source code (xxx.c) of the user you want to execute in the Top directory of this project.
- 2 Add the following contents to the util/cmd.c file and save it.
 - (1) Add extern declarations for user command functions.



[Listing 10 -1] Add extern declarations for user command functions

(2) Add descriptions of user command functions to COMMANDS_LIST commands[].

C	OMMANDS_LIST commands[] = {
	{"menu," "Print of menu," cmd_menu},
	{"mr,""mr <type:8 16="" 32=""> <addr (hex)="">", cmd_mem_read},</addr></type:8>
	{"mw,""mw <type:8 16="" 32=""> <addr (hex)=""> <data (hex)="">," cmd_mem_write},</data></addr></type:8>
	{"md, " "md <type:8 16="" 32=""> <addr (hex)=""> <size(hex)>, " cmd_mem_dump},</size(hex)></addr></type:8>
	{"mf,""mf <type(0:inc 1:fixed=""> <data(hex)> <size(hex)>," cmd_mem_fill},</size(hex)></data(hex)></type(0:inc>
	$\label{eq:max_star} \end{tabular} \label{eq:max_star} \end{tabular} \e$
	{"dmamem," "HPS internal DMA (DMA-330) example program," sample_dma_mem_test_cmd},
	{"cache," "Cache Management example program," sample_cache_manage_test_cmd},
	{"clk,""Clock Manager example program," sample_clkmgr_test_cmd},
	{"ecc," "ECC Management example program," sample_ecc_test_cmd},
	{"gltmr," "Global Timer example program," sample_globaltmr_test_cmd},
	{"gptmr," "General-Purpose Timer example program," sample_gptmr_test_cmd},
	{"intctrl," "Interrupt Controller (mainly SGI) example program," sample_intctrl_test_cmd},
	{"time," "Time measurement example program," sample_time_measurement_test_cmd},
	{"wdog," "Watchdog timer (and reset manager) example program," sample_wdog_test_cmd},
	{"exit," "exit", cmd_exit},
};	{0, 0, cmd_dummy} Adds a description of a user command (function)

[Listing 10 -2] User command functions are added to COMMANDS_LIST commands[].



 $\label{eq:ALT-HWLib-All-In-One_v22.1_rO.O Build the project again, turn off bit 0 of the DIP switch of your target board, and run the program in Command mode. As shown below, the added user commands will be displayed in the menu and the program can be executed by entering the command.$

+-<< Usage	e: C <u>on</u>	mmand and Switch Functions \gg
SLIDESW #	ŧ0	. Select Operation Mode (ON:Switch/OFF:Command)
< Switch W	lode >	
PUSH SW #	ŧ0	. Exit Test loop!!!
PUSH SW #	‡1	. Function-A
PUSH SW #	\$2	. Function-B
PUSH SW #	\$3	. Function-C
SLIDESW #	‡1:3 .	. Option 0~7
< Command	Mode	>
menu		Print of menu
mr		mr <type:8 16="" 32=""> <addr (hex)=""></addr></type:8>
mw		mw <type:8 16="" 32=""> <addr (hex)=""> <data(hex)></data(hex)></addr></type:8>
md		md <type:8 16="" 32=""> <addr (hex)=""> <size(hex)></size(hex)></addr></type:8>
mf	:	mf <type(0:inc 1:fixed=""> <data(hex)> <addr(hex)> <size(hex)></size(hex)></addr(hex)></data(hex)></type(0:inc>
dma		dma <src(hex)> <dst(hex)> <size(hex)> <bytes(1 2="" 4="" 8)=""></bytes(1></size(hex)></dst(hex)></src(hex)>
dmamem		HPS internal DMA (DMA-330) example program
cache		Cache Management example program
clk		Clock Manager example program
ecc		ECC Management example program
gltmr		Global Timer example program
gptmr		General-Purpose Timer example program
intctrl		Interrupt Controller (mainly SGI) example program
time		Time measurement example program
wdog	:	Watchdog timer (and reset manager) example program
exit		Exit
* Note:⊦	IEX Va	alue does not need Ox
+		User Commands Added
Enter Comm	nand N	Node! <press continue="" enter="" key="" to=""></press>
Command:		

[Figure 1] Added user commands are displayed in the menu10

10-2. Directory/file structure of this sample

10-2-1. ALT-HWLib-All-In-One_v22.1_rO.O directory (TOP directory of the project)

Table 10: File structure of the ALT-HWLib-All-In-One_v22.1_ro.o directory

ALT-HWLib-All-In-One_v22.1_ro.o Directory	Description
examples	examples directory
linkerscripts	linkerscripts directory
registers	registers directory
target_board	target_board directory
util	util directory
config.mk	Contains instructions for compiling
debug-hosted.ds	Debug script file for Cyclone V/Arria V This file can be written to configure and automate debugging
debug-hosted_a10.ds	Debug script file for Arria10 This file can be used to configure and automate debugging.
GNU-Debug-A10-All-In-One-Sample.launch	Sample launcher file for Arria10 File for the startup configuration of the ARM DS debugger
GNU-Debug-A10-Attach.launch	Attach launcher file for Arria10
GNU-Debug-CV-All-In-One-Sample.launch	Sample launcher file for Cyclone V/Arria V File for the startup configuration of the ARM DS debugger
GNU-Debug-CV-Attach.launch	Attach launcher files for Cyclone V/Arria V
Makefile	Makefile used to build this Bare Metal sample project
sample_app.c	Main C source code file for this Bare Metal sample application
sample_app_setting.c	Configuration C source code file for this Bare Metal sample application
sample_app_setting.h	Configuration header file for this Bare Metal sample application
sample_dmac.c	DMA Test C source code files for this bare-metal sample application



10-2-2. examples directory

Table 2 File Structure of the examples Directory10

examples Directory	Description
readme.txt	Text file describing how to use Examples
sample_cache_manage.c	Cache management sample program using HWLib
sample_cache_manage_readme.txt	sample_cache_manage.c sample readme text file
sample_clock_manager.c	sample clock manager using HWLib
sample_clock_manager_readme.txt	sample_clock_manager.c sample readme text file
sample_dma_mem.c	DMA transfer sample program using HWLib
sample_dma_mem_readme.txt	sample_dma_mem.c sample readme text file
sample_dmac.c	Sample program using HPS DMA (DMA-330) using HWLib
sample_dmac_readme.txt	sample_dmac.c sample readme text file
sample_ecc.c	Error Correcting Code (henceforth, ECC) management sample program using HWLib
sample_ecc_readme.txt	sample_ecc.c sample readme text file
sample_globaltmr.c	global timer sample program using HWLib
sample_globaltmr_readme.txt	sample_globaltmr.c sample readme text file
sample_gpio.c	General Purpose I/O (hereafter, GPIO) sample program using HWLib
sample_gpio_readme.txt	sample_gpio.c sample readme text file
sample_gptmr.c	sample program for general-purpose timer using HWLib
sample_gptmr_readme.txt	sample_gptmr.c sample readme text file
sample_interruptctrlSGl.c	Sample Interrupt Controller (primarily SGI) Programs Using HWLib
sample_interruptctrlSGl_readme.txt	sample_interruptctrlSGI.c sample readme text file
sample_time_measurement.c	Sample Programs Implementing Time Measurement Using HWLib
sample_time_measurement_readme.txt	sample_time_measurement.c sample readme text file
sample_watchdog.c	Sample Watchdog Timer (and Reset Manager) Programs Using HWLib
sample_watchdog_readme.txt	sample_watchdog.c sample readme text file



10-2-3. linkerscripts directory

Table 3: linkerscripts directory file structure10

linkerscripts directory	Description
arria10-dk-ram.ld	Linker script file for Arria 10 SoC for GNU C Compiler (and later, GCC) Used for linking programs (memory allocation) in this bare metal sample.
cycloneV-dk-ram.ld	Linker script file for Cyclone V/Arria V SoC for GCC Used for program linking (memory allocation) in this bare metal sample
soc_a10-scatter.scat	Linker script file for Arria 10 SoC for ARM C Compiler (hereafter, ARMCC) Used for program linking (memory allocation) in this bare metal sample
soc_cv_av-scatter.scat	Linker script file for Cyclone V/Arria V SoC for ARMCC Used for program linking (memory allocation) in this bare metal sample

10-2-4. registers/soc_a10 directory

Table 4: File structure of registers/soc_a10 directory10

registers/soc_a10 directory	Description
soc_a10_hps_addon_dma330.tcf	Register definition for DMA Controller (DMA-330) for Arria 10 SoC Configuration file for adding display items to register view of DS-5
soc_a10_hps_addon_mpul2_l2c310.tcf	Register definition for L2 Cache Controller (L2C-310) for Arria 10 SoC Configuration file for adding display items to register view of DS-5
soc_a10_hps_addon_mpuscu.tcf	Register definition for Cortex-A9 MPCore Internal Peripherals for Arria 10 SoC This configuration file is used to add items to the register view of the DS-5.

10-2-5. registers/soc_cv_av directory

Table 10: File structure of the registers/soc_cv_av directory

registers/soc_cv_av directory	Description
soc_cv_av_hps_addon_dma330.tcf	Register definition for DMA Controller (DMA-330) for Cyclone V/Arria V SoC Configuration file for adding display items to the DS-5 register view
soc_cv_av_hps_addon_mpul2_l2c310.tcf	Register definition for L2 Cache Controller (L2C-310) for Cyclone V/Arria V SoC Configuration file for adding display items to the DS-5 register view
soc_cv_av_hps_addon_mpuscu.tcf	Register definition for Cortex-A9 MPCore embedded peripherals for Cyclone V/Arria V SoC Configuration file for adding display items to the DS-5 register view

10-2-6. target_board/a10socdk directory

[Table 5] File structure of the target_board/a10socdk directory10

target_board/a10socdk directory	Description
ghrd_10as066n2.sof	Arria 10 SoC development board .sof files
ghrd_10as066n2.sopcinfo	.sopcinfo files for Arria 10 SoC development board
hps_system.h	System header files (Header files generated from .sopcinfo above)
u-boot-spl	preloader files for Arria 10 SoC development board
u-boot-spl.dtb	preloader device tree for Arria 10 SoC development board
u-boot-with-spl.sfp	Flash writing bootloader for Arria 10 SoC development board (4 Preloader and 1 Ubuntu)



10-2-7. target_board/atlas directory

Table 6: File structure of target_board/atlas directory10

target_board/atlas directory	Description
soc_system.sof	.sof file for Atlas SoC development board
soc_system.sopcinfo	.sopcinfo file for Atlas SoC development board
hps_system.h	System Header Files (Header files generated from .sopcinfo above)
u-boot-spl	preloader files for Atlas SoC development boards
u-boot-spl.dtb	preloader device tree for Atlas SoC development boards
u-boot-with-spl.sfp	Flash writing boot loader for Atlas SoC development boards (4 Preloader and 1 Uboot)

10-2-8. target_board/c5socdk directory

Table 10: File structure of target_board/c5socdk directory

target_board/c5socdk directory	Description
soc_system.sof	.sof files for the Cyclone V SoC development board
soc_system.sopcinfo	.sopcinfo files for the Cyclone V SoC development board
hps_system.h	System header files (Header files generated from .sopcinfo above)
u-boot-spl	preloader files for the Cyclone V SoC development board
u-boot-spl.dtb	preloader Device Tree for Cyclone V SoC Development Board
u-boot-with-spl.sfp	Flash Writing Bootloader for Cyclone V SoC Development Board (consists of Preloader x4 and Boot x 1)

10-2-9. target_board/de10nano Directory

[Table 7] File Structure of target_board/de10nano Directory10

target_board/de10nano Directory	Description
soc_system.sof	.sof files for DE10-Nano development board
soc_system.sopcinfo	.sopcinfo files for DE10-Nano development board
hps_system.h	System header files (Header files generated from .sopcinfo above)
u-boot-spl	preloader files for DE10-Nano development board
u-boot-spl.dtb	Device tree for preloader files for DE10-Nano development board
u-boot-with-spl.sfp	Flash writing bootloader for the DE10 Nano development board (4 Preloader and 1 Uboot)

10-2-10. target_board/sodia directory

[Table 8] File structure of the target_board/sodia directory10

target_board/sodia directory	Description
soc_system.sof	Sodia development board .sof file
soc_system.sopcinfo	Sodia development board .sopcinfo file
hps_system.h	System header files (Header files generated from .sopcinfo above)
u-boot-spl	preloader files for Sodia development boards
u-boot-spl.dtb	Device tree for preloader files for Sodia development boards
u-boot-with-spl.sfp	Flash writing boot loader for Sodia development boards (4 Preloader and 1 Uboot)

10-2-11. util directory

util directory	Description
hwlib	HWLib directory
nios_hal	Nios® II Hardware Abstraction Layer (Since, Nios HAL) directory
cmd.c	Command utility C Source code file You can execute a process by adding it to COMMANDS_LIST commands[].
cmd.h	Command Utility Header File
l2mmu_setting.c	L2MMU Configuration Utility C Source Code File
l2mmu_setting.h	L2MMU Configuration Utility Header File
mem_util.c	Memory Utility C Source Code File
mem_util.h	Memory Utility Header File
usleep_soc.c	usleep utility C source code file
util_interrupt_log.c	Interrupt logging utility C source code file
util_interrupt_log.h	Interrupt logging utility header file
util_time_measurement.c	Timing utility C source code file
util_time_measurement.h	Timing utility header file

[Table 9 File structure of the util directory10

Revision History

Revision	years	Overview
1	March 2019	First Edition
3	May 2021	Fixed for version 20.1 (also updated document templates) - Support for tooling environment changes (DS-5 to Arm DS) - Removed MMU sample (sample_mmu.c) because MMU setup has been implemented in a common process for all samples - Removed Helio board cupport
4	March 2023	Fixed for v22.1 - Improved how Example projects are enabled (specified in config.mk) - New support for ARMCC6 as ARMCC5 is deprecated. - Added instructions for not installing SoC EDS.

DISCLAIMER AND PRECAUTIONS

If you have obtained this document from our company, please read the following precautions before using it.

.....

- 1. This document is not for sale. Resale and reproduction without permission are prohibited.
- 2. This document is subject to change without notice.

3. We have made every effort to prepare this document. However, if you notice any unclear points, errors, omissions, etc., please contact the distributor from whom you obtained this document. Contact Form for Macnica Semiconductor Business

- 4. Please note that we are not responsible for the effects of operation of the circuits, technologies, and programs described in this document.
- 5. This document is a supplementary document for using the product. When using the product, please also use the English version of the document issued by the manufacturer.