A hardware reset does not execute a sequence like a software reset, and three cycles of reset will force initialization of all logic in the TSE.
Please refer to the User's Guide.
（Triple-Speed Ethernet Intel FPGA IP User Guide
1. About This Intel FPGA IP Core • Triple-Speed Ethernet IP User Guide
(Search for MAC Reset or Clock and Reset Signal)
--------------------
Category: Ethernet
Tools:-
Devices:-