Can I choose the hardware language output by the High Level Synthesis (HLS) compiler?

No. No selection. The files output by the current tool will be mixed VHDL/Verilog.

-------------------- 
Category: HLS 
Tool: HLS Compiler 
Device: -