Skip to main content

Is there anything I should be aware of when using multiple chip selects with the Hard Processor System (HPS) QSPI controller in a Cyclone® V SoC?

Is there anything I should be aware of when using multiple chip selects with the Hard Processor System (HPS) QSPI controller in a Cyclone® V SoC?