Abstract PHY has the following differences compared to the regular model
-The normal PHY-external memory path is replaced with a model that includes an internal memory array
-The Nios II processor is disabled and replaced with HDL for simulation
-The need for full-speed clock simulation events is eliminated.
For more information, please refer to the following documents
External Memory Interface Handbook Volume 2: Design Guidelines
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb /external-memory/emi_plan.pdf
(search for Arria 10 Abstract PHY Simulation)
--------------------
Category: External Memory Interface
Tool: Quartus® Prime
Device: Arria® 10