If Reset is deasserted and corectl is asserted, eoc is asserted 1T wide every 1024 cycles and
the Tempout updated at that time is held at the value until the next eoc assertion.
--------------------
Category: IP (Other)
Tool: Quartus® Prime
Device: Arria® 10