When I run a co-simulation of a circuit generated by the High Level Synthesis (HLS) compiler, the generated wlf file does not reflect the clock frequency set with --clock and is set to 1 GHz.

Co-simulation is performed to check the latency of the generated circuit, so the clock frequency set with the --clock option is not reflected.

--------------------
Category: HLS
Tools: HLS Compiler
Device: -