Skip to main content

I am using a PCI-Express (PCIe) IP (Avalon®-MM configuration) with a Cyclone® V device. When is the Avalon-MM Wait signal negated when a Memory Write request is performed? Does this include ACK or other responses from the peer device?

I am using a PCI-Express (PCIe) IP (Avalon®-MM configuration) with a Cyclone® V device. When is the Avalon-MM Wait signal negated when a Memory Write request is performed? Does this include ACK or other responses from the peer device?