Skip to main content

Are there any PCB design rules for Pad on Via in Altera FPGAs?

Are there any PCB design rules for Pad on Via in Altera FPGAs?